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ABSTRACT 
 
Design Methodologies for Built-In Testing of Integrated RF Transceivers with 
the On-Chip Loopback Technique. (December 2007) 
Marvin Olufemi Onabajo, B.S., The University of Texas at Arlington 
Chair of Advisory Committee: Dr. Jose Silva-Martinez 
 
Advances toward increased integration and complexity of radio frequency (RF) and 
mixed-signal integrated circuits reduce the effectiveness of contemporary test 
methodologies and result in a rising cost of testing. The focus in this research is on the 
circuit-level implementation of alternative test strategies for integrated wireless 
transceivers with the aim to lower test cost by eliminating the need for expensive RF 
equipment during production testing.  
The first circuit proposed in this thesis closes the signal path between the transmitter 
and receiver sections of integrated transceivers in test mode for bit error rate analysis at 
low frequencies. Furthermore, the output power of this on-chip loopback block was 
made variable with the goal to allow gain and 1-dB compression point determination for 
the RF front-end circuits with on-chip power detectors. The loopback block is intended 
for transceivers operating in the 1.9-2.4GHz range and it can compensate for transmitter-
receiver offset frequency differences from 40MHz to 200MHz. The measured 
attenuation range of the 0.052mm2 loopback circuit in 0.13µm CMOS technology was 
iv 
26-41dB with continuous control, but post-layout simulation results indicate that the 
attenuation range can be reduced to 11-27dB via optimizations. 
Another circuit presented in this thesis is a current generator for built-in testing of 
impedance-matched RF front-end circuits with current injection. Since this circuit has 
high output impedance (>1kΩ up to 2.4GHz), it does not influence the input matching 
network of the low-noise amplifier (LNA) under test. A major advantage of the current 
injection method over the typical voltage-mode approach is that the built-in test can 
expose fabrication defects in components of the matching network in addition to on-chip 
devices. The current generator was employed together with two power detectors in a 
realization of a built-in test for a LNA with 14% layout area overhead in 0.13µm CMOS 
technology (<1.5% for the 0.002mm2 current generator). The post-layout simulation 
results showed that the LNA gain (S21) estimation with the external matching network 
was within 3.5% of the actual gain in the presence of process-voltage-temperature 
variations and power detector imprecision.  
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 * I. INTRODUCTION 
 
Most semiconductor product improvements over the past decades are direct or 
indirect consequences of the perpetual shrinking of devices and circuits, allowing 
performance enhancements at lower fabrication cost. Yet, in the particular case of 
wireless mixed-signal integrated systems, the trend towards increasing integration and 
complexity has been paralleled by technical challenges and rising cost of testing, which 
can amount up to 40-50% of the total manufacturing cost [1], [2]. In recent years, built-
in self-test (BIST) and design-for-test (DFT) methods for analog and mixed-signal 
circuits have received growing attention as part of a cost reduction effort that will allow 
more people globally to benefit from access to cellular communication.  
The concepts of using BIST and DFT methods to facilitate the manufacturing test of 
digital integrated circuits are not new, and their development has led to widespread 
utilization and standardization in the industry over the years. In contrast, analog/RF 
BIST techniques are significantly less mature because failure mechanisms are more 
complicated and specification-based test of analog circuits requires more instrumentation 
resources. Another problematic aspect during the test of analog circuits is that they are 
more sensitive to crosstalk as well as process, voltage, and temperature (PVT) variations 
_____________ 
This thesis follows the style and format of the IEEE Journal of Solid-State Circuits. 
 
* © 2006 IEEE. Excerpts from sections I.1-I.2 are in part reprinted, with permission, 
from “Strategic test cost reduction with on-chip measurement circuitry for RF 
transceiver front-ends – an overview,” M. Onabajo, F. Fernandez, J. Silva-Martinez, 
and E. Sánchez-Sinencio, in Proc. 49th IEEE International Midwest Symposium on 
Circuits and Systems, vol. 2, pp. 643-647, August 2006. 
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than their digital counterparts; which entails that verification of individual blocks may 
not be sufficient to guarantee the desired performance when the whole system is 
operating [3]. With the existing challenges, current research efforts in the analog BIST 
field are focused on both, the improvement of fault models to enable more effective 
defect-oriented/structural testing as well as the development of novel specification-
based/functional test approaches to verify system-level performance.  
In this work, the system under investigation with respect to testability is the 
integrated RF transceiver, which is an essential component in wireless communication 
devices. It will be discussed how the proposed on-chip circuitry can be employed to 
route the test signal from the transmitter to the receiver sections of the transceiver. This 
on-chip loopback approach has the benefits of allowing built-in test (BIT) of analog 
blocks with integrated power detectors in combination with simultaneous system-level 
functional verification during production test. 
I.1. Economical motivation for built-in testing of wireless integrated circuits 
Comprehensive but time-consuming characterization testing is currently conducted 
during design debug and prior to high-volume production in order to ensure product 
compliance to specifications. However, the purpose of production testing is to quickly 
screen out substandard parts due to processing defects and variations; a more detailed 
discussion about the impact of test time on cost in the production phase is provided in 
[4], [5].  Fig. 1 shows high-level charts of the traditional post-fabrication test flow and 
the test flow for known-good-die testing, which is in rising demand due to the 
emergence of multi-die assemblies and increasing packaging cost. The needs for 
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continued development of DFT/BIST methods for analog cores and wafer-level burn-in 
tests have both been emphasized in the 2005 International Technology Roadmap for 
Semiconductors [6]. Regarding the flow charts in Fig. 1, test cost reduction efforts 
typically fall into three categories [7]: 
• “Test faster” – increased equipment throughput, operational efficiency (technicians, 
management, process engineers), test program improvements 
• “Test earlier” – early identification of faulty devices to prevent incurrence of 
packaging and additional test cost from further processing 
• “Test less” – removal of redundant or non-critical tests based on statistical data 
correlations (i.e. final vs. wafer test), selection of less parts for sampled testing.  
 
 
a)  
 
b)  
Fig. 1.  Production test flows:  (a) traditional  (b) known-good-die 
(© 2006 IEEE) 
 
 
 
With the advent of more complex and costly system-in-a-package (SIP) and multi-
chip module (MCM) technologies, there is an increased incentive for known-good-die 
testing at wafer sort to avoid the rising cost of subsequent packaging and final test. But, 
on-wafer verification at RF frequencies requires high performance and costly hardware 
for high-volume production testing with automatic test equipment (ATE) [8]. 
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Replacement of conventional tests with BISTs is typically conducted with the goal to 
reduce test interface hardware and ATE requirements.  
I.2. Alleviating manufacturing test issues 
A key prerequisite to reduce RF test cost with on-chip circuitry is that the test input 
and output signals are limited to low frequencies in order to allow the replacement of 
expensive RF ATE with low-cost digital ATE. Based on the definition in [9], complete 
BIST requires the on-chip generation of test stimuli, analysis of the signal at the output 
of the circuit under test (CUT), and generation of the pass/fail result. Due to the analog 
nature of the signals, a full BIST of RF circuits requires long test times and significant 
die area overhead for on-chip signal processing [9]. Alternatively, substantial 
measurement circuitry and signal processing can be realized on-chip, while some 
remaining post-processing is still left to the external ATE. In this thesis, the latter 
approach will be referred to as built-in test (BIT), which is a more appropriate 
description since it is not a true built-in self-test because of the need for off-chip 
resources. The term BIT is also becoming more popular in the literature to distinguish 
between BIT and BIST. The objective of BIT is to make the use of low-cost ATE 
possible by simplifying the external processing to tasks such as DC output 
measurements or comparisons of low-frequency digital output bitstreams with stored 
reference vectors. 
Off-chip generation of RF test input signals for a BIT should be avoided because it 
requires more expensive test hardware for signal generation and the use of impedance 
matching networks. Efficient ATE hardware development for RF test involves additional 
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cost considerations [8], [10] that need to be taken into account during conception of BIT 
methodologies. Table I provides a summary of key factors and their technical impact in 
the development of alternative test strategies with on-chip analog BIT circuitry. 
 
Table I. Alternative strategies for test cost reduction 
Cost Factor Technical Implications for Alternative On-Chip Built-In Test Approaches 
Test time 
- Develop circuitry for on-chip measurements in the analog domain 
to avoid long signal paths to ATE and long computation time 
with DSP-based algorithms. 
Number of 
inputs/outputs 
-  Minimize test pins as they drive up the die size and package cost. 
-  Design on-chip circuitry to maximize coverage of internal nodes. 
→ Multiplex test output signals. 
Batch-mode 
testing 
- Avoid test stimuli that are difficult to generate with low-cost/low-
frequency (preferably below 100MHz) digital ATE signals on 
multiple channels. Use robust resources that are available such as 
clock signals. 
- Design for parallel testing of multiple parts (on-wafer test offers 
more cost-saving opportunities in batch-mode via multi-site 
testing; mechanical handling time at final test is longer because 
individual packages are processed). 
Test fixture 
design 
- Use robust on-chip circuitry to generate high frequency test 
signals or to up-convert signals (impedance matching and RF 
ports require costly test fixture designs and more expensive RF 
measurement equipment). 
- Implement communication schemes between on-chip circuitry 
and testers that are compatible with low-speed digital ATE. 
 
I.3. Technical challenges associated with RF transceiver built-in testing 
Consistent progress has been made towards integrating the analog and digital 
portions of RF transceivers using CMOS technology, which allows cost, component 
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count, and power consumption reduction for mobile phones and other wireless products. 
Single-chip transceivers have become available on the market, but the high level of 
integration currently presents significant test challenges due to limited access to internal 
analog signals and an increasing number of functions that have to be verified [5], [11]. A 
simplified block diagram of a system-on-chip (SOC) transceiver is shown in Fig. 2. It 
includes the RF front-end, analog baseband, and mixed-signal data conversion circuits at 
the interface between the antenna and the digital signal processor. 
 
 
 
Fig. 2.  Generalized block diagram of an integrated RF transceiver 
 
 
 
Conventional on-wafer or chip-package tests of SOC transceivers similar to the one 
in Fig. 2 involve the generation of a RF test signal that is applied at the low-noise 
amplifier (LNA) input pin in order to verify the functionality of the receiver path by 
monitoring the baseband output of the digital signal processor (DSP). In a separate 
transmitter test, an input bitstream is provided to the DSP, and the corresponding output 
of the power amplifier or pre-power amplifier (PA) is measured and processed by the 
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external ATE. One issue with this method is the need for external RF signals at the LNA 
and PA, which mandates the technically challenging tasks of developing a test setup 
with impedance-matched interface hardware and expensive RF signal generation/ 
measurement equipment. Parallelization of tests is also problematic because the RF 
signal generation and measurement require dedicated ATE equipment resources as well 
as time-consuming digital signal processing and test synchronization [5].  
I.4. On-chip measurement circuitry for RF transceiver front-ends 
Another concern during production testing of transceiver SOCs is the limited 
availability of block-level data. Increased integration leads to more interference between 
blocks in addition to manufacturing process variation. For this reason, the improvement 
of power detectors has received growing research attention in order to perform 
characterization of individual blocks rather than just monitoring a few nodes with 
received signal strength indicators (RSSIs). Several power and signal amplitude detector 
topologies have been presented [12]-[15] that demonstrated promising results to provide 
gain and linearity estimates for pass/fail decisions in production test scenarios. Key 
attributes of these detectors are minimized die area, robustness to process variations, and 
small parasitic input capacitance to avoid degradation of the RF signal path. More 
extensive block-level BITs have also been proposed to extend on-chip test coverage to 
noise figure, input matching, and other parameters [16]-[18]. With ongoing efforts, the 
on-chip measurement techniques show vast potential for gaining access to internal nodes 
and block-level parameters, which offers more on-chip fault coverage and information 
for debugging designs as well as decision-making during the product ramp phase. 
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The first problem addressed in this thesis is a circuit-level realization of an on-chip 
loopback block in complementary metal-oxide-semiconductor (CMOS) technology with 
the capabilities of programmable attenuation and frequency translation between 
transmitter and receiver. System-level concepts and design constraints related to this BIT 
approach are discussed in section II, which also contains an elaboration why the two 
aforementioned features are necessary to ensure power-level compatibility and to 
compensate for the frequency difference between transmitter and receiver sections of 
transceivers that have separate uplink and downlink specifications, such as in the W-
CDMA and CDMA2000 standards. The development of the proposed circuit topologies, 
design details, and a discussion of the post-layout simulation as well as measurement 
results for the loopback block can be found in section III. Another problem under 
investigation is the design of a test current generation circuit for built-in testing of RF 
transceiver front-ends, which is the focus of section IV. The target application is a novel 
current injection BIT technique for impedance-matched RF front-ends that permits an 
extension of the fault detection capability to off-chip components in the matching 
network. A resulting benefit is that the current injection BIT can be utilized at final 
package or board-level test stages in addition to wafer test. Finally, concluding remarks 
and opportunities for further research concerning the on-chip loopback and current 
injection BIT techniques are presented in section V.     
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II. TRANSCEIVER TESTING WITH ON-CHIP LOOPBACK 
II.1. Applications 
II.1.1. Functional testing 
An advantage of the high integration levels in modern transceiver chips 
comparable to the one in Fig. 2 is that comprehensive system-level functional tests can 
be performed to simultaneously verify multiple blocks. It is possible to employ higher-
level tests involving bit error rate (BER) or error vector magnitude (EVM) analysis 
instead of block-level measurements. These system-level functional tests can replace 
several lower-level tests, thus reducing test time and cost [4], [5], [19]. When all 
transceiver components are integrated on a single die, on-chip resources can be used to 
perform modulation, up-/down-conversion, and some digital signal processing. For 
specified test conditions, all blocks in the signal path must work properly to guarantee 
passing BER/EVM results. Since modulated signals are processed in the RF front-end, 
these tests also allow to detect amplitude, phase, and thermal noise problems as well as 
synchronization and frequency deviations of on-chip frequency synthesizers [5]. It is 
common practice to perform BER-based tests separately for the transmitter and receiver 
[5], which means that high-frequency signals still have to be generated, captured, and 
analyzed in the discrete time domain with large data sets due to the short sampling time 
requirement for high-frequency signals. With on-chip loopback, the transmitter and 
receiver tests could be conducted concurrently without the need for external high-
frequency signals. When the modulator and demodulator are implemented on the 
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transceiver SOC, on-chip loopback offers the opportunity for more widespread use of 
EVM-based test approaches because the ATE does not require digital modulation or RF 
resources. EVM-based testing is not heavily used yet in the production phase [5] and the 
main factors that currently drive up the cost are the RF/modulation ATE requirements 
and prolonged test time unless alternative algorithms are used as proposed in [19].  
II.1.2. On-chip calibration 
If the on-chip loopback scheme is achieved without any external RF signal 
generation or capture, then a periodic transceiver self-check could be performed during 
in-field operation. With on-chip generation of the RF test signal, such a self-check 
creates the opportunity to utilize self-calibration schemes ([20], [21]) for compensation 
of manufacturing process variations, different thermal conditions, and optimization of 
impedance matching to external components [18]. A realization of such a true BIST 
(based on the definition in section I.2) would require that the digital signal processing 
tasks in the last column of Table II have to be executed on-chip. If the SOC does not 
already include sufficient resources that can be used for these tasks, then the cost of 
adding digital circuitry and an analog-to-digital converter to measure the DC output 
voltages of the power detectors must be weighted against the need for the autonomous 
self-check. In this thesis, the primary goal is the utilization of the loopback to reduce the 
technical requirements and cost associated with the ATE resources by limiting the 
external processing to low-frequency digital signal generation and measurements as 
elaborated in the following section. This approach still leaves room for one-time 
calibration during production testing. 
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Table II.   Conventional transceiver tests vs. coverage with BIT 
(Rx = receiver, Tx = transmitter, LO = local oscillator, LB = loopback block in sect. III, 
CI = current injection method in sect. IV, PD = on-chip power detector) 
Typical Test Typical ATE Resource Requirements 
Coverage 
with BIT 
Circuitry 
ATE Resource 
Requirements with BIT 
Rx BER 
- RF source to generate 
modulated test signal 
- digital output capture & 
comparison with stored 
reference 
Yes 
(LB) 
- digital signal generation 
(<200MHz) 
- digital output capture & 
comparison with stored 
reference 
Tx/Rx EVM 
- vector signal analyzer 
(phase & symbol info) or 
digitizers for I/Q paths (then 
Fast Fourier transform) 
- ATE host computer for 
intensive EVM calculations 
- Rx: RF source to generate 
the modulated test signal 
- Tx: RF capture and 
demodulation 
Yes 
(LB) 
- vector signal analyzer 
(baseband frequency) 
- ATE host computer for 
intensive EVM 
calculations 
 
Tx output power 
- RF capture, spectrum 
analysis with Fast Fourier 
transform (or spectrum 
analyzer) 
in-band 
power: Yes 
(LB, PD) 
spectrum: 
No 
- DC voltage measurement 
Rx VSWR,  
Rx/Tx return loss (RL), 
Rx insertion loss (IL) 
- RF network analyzer 
Yes, 
indirect 
verification 
(CI) 
- DC voltage measurement 
- arithmetic with complex 
numbers to calculate S21 
(section IV.2.1), which 
depends on S11 (VSWR, 
RL, IL → calc. from S11) 
Rx/Tx gain 
- Separate tests for Rx & Tx 
- Rx: RF source, digital 
baseband capture  
- Tx: digital baseband input 
signal generation, RF output 
capture 
Yes 
(LB, PD) 
- digital baseband signal 
generation 
- DC voltage measurement 
- Simultaneous Tx & Rx 
verification 
Rx noise figure (NF) 
- direct method at room 
temp.: digital output 
capture; NF calc. from 
measured gain, bandwidth 
- or Y-factor method: 
requires a noise source and 
tests at two temperatures 
Yes 
(LB, PD) 
- direct method at room 
temp.: digital output 
capture; NF calc. from 
measured gain, bandwidth 
- or indirectly: high NF 
degrades BER result 
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Table II.   continued 
Typical Test Typical ATE Resource Requirements 
Coverage 
with BIT 
Circuitry 
ATE Resource 
Requirements with BIT 
Rx dynamic range - same as for BER (using 
min./max. power settings) 
Yes 
(LB, PD) 
- same as for BER (using 
min./max. power settings) 
Rx/Tx 1-dB 
compression points 
- same as for BER (several 
power settings) 
Yes 
(LB, PD) 
- same as for BER (several 
power settings) 
Rx/Tx third-order 
intermodulation 
product (IP3) 
- same as for BER, but with 
two tone input signal 
(several power settings) 
Yes, 
indirect 
verification 
(LB, PD) 
- same as for BER (several 
power levels) 
- IP3 extrapolation from  
1-dB comp. point with 
arithmetic  
Rx harmonic distortion 
- Fast Fourier transform and 
digital signal processing of 
digital baseband output  
Yes 
(LB, PD) 
- Fast Fourier transform and 
digital signal processing of 
digital baseband output 
Rx/Tx bandwidth - same as for BER (several RF frequency settings) 
Yes 
(LB, PD) 
- same as for BER (several 
on-chip LO frequency 
settings) 
Rx RF-LO rejection 
- same as for Tx output 
power spectrum 
- calculation of RF-LO 
rejection from spectral 
components 
No, 
but LO 
leakage 
degrades 
BER 
- indirect verification: same 
as for BER  
Tx adjacent channel 
power ratio (ACPR) - same as Tx output power No  
Rx I/Q offset, 
amplitude/phase match 
- same as Rx harmonic 
distortion (if processing is 
performed on outputs of the 
analog-to-digital converters 
in the I/Q paths) 
- or: fault detection via 
BER/EVM degradation 
Yes, 
indirect 
verification 
(LB, PD) 
- same as for BER 
(I/Q offset & mismatches 
degrade BER) 
- or: directly if I/Q digital 
output can be accessed 
prior to demodulation 
(same resources as Rx 
harmonic distortion) 
Tx/Rx phase noise 
& carrier suppression 
- same as Tx/Rx EVM 
- separate for Tx and Rx 
Yes, 
indirectly 
(LB, PD) 
- same as for Rx I/Q 
amplitude/phase match 
- only for Tx/Rx loopback 
combination 
- I/Q baseband output of Rx 
must be processed by ATE 
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II.2. The loopback testing method and related works  
The system-level concept of loopback self-testing of transceivers has been 
introduced in the mid-nineties [22], [23]. It involves generation of the test signal in the 
digital baseband processor, analog-to-digital conversion, and up-conversion to the RF 
frequency in the transmitter section. The output of the transmitter is then routed back to 
the input of the receiver where it is amplified, down-converted to the baseband 
frequency, converted back to the digital domain, and analyzed for functionality 
verification of the complete transceiver. In this decade, algorithms have been 
demonstrated with system-level validations to improve test coverage and fault 
identification based on BER results [24] and spectral analysis of the receiver output [25]. 
With behavioral models and novel algorithms, recent works have also addressed test 
time reduction by using optimized bitstreams for the loopback test [26], statistical 
sampling circuits along the RF path [27], and demonstration of a feasible method for 
wafer-level production testing [28].  
The aforementioned works were conducted with behavioral simulations, 
implementation of the transceiver system with discrete components, or off-chip 
realization of the loopback using on-board or ATE resources. An on-chip loopback 
would entail further benefits of avoiding any off-chip high-frequency interfaces and 
allowing post-production transceiver self-checks without measurement equipment. 
Moving towards this goal, on-chip block-level characterization of critical loopback 
components (switches, attenuator) was performed in [29].  
14 
 
 
 
II.2.1. Test coverage and accuracy limitations 
The selection of tests that are conducted during production testing of a transceiver 
depend on the communication standard in use, pre-production characterization results, 
fabrication yield, and customer requirements among other manufacturer-specific factors. 
Table II provides an overview of the test coverage with the proposed BIT techniques in 
comparison to the common system-level RF SOC tests given in [5]. ATE resource 
requirements are also listed for each test, and in contrast, the BITs would allow almost 
identical coverage without necessitating RF equipment and off-chip high-frequency 
impedance matching. The exceptions are the local oscillator-RF (LO-RF) rejection and 
transmitter adjacent channel power ratio (ACPR), which may or may not be required in 
the high-volume manufacturing phase, depending on the manufacturer’s test plan and 
initial product characterization results.  
Table II lists the common tests at the final (in-package) test stage assuming proper 
impedance terminations. In general, cost-saving initiatives with BIT do not necessarily 
imply the complete replacement of testers with RF resources by low-cost digital testers 
during final test. At the present time, the accuracy of on-chip measurement circuits is too 
low to rely on them exclusively. Instead, the reduced tester resource requirements offer 
improved opportunities to conduct the tests in batch-mode at the wafer test stage to 
prevent the cost of further processing and lengthier device handling time at final test. In 
the high-volume production phase, test data correlations between the on-wafer and final 
test could then be used to screen out faulty devices early or to cautiously reduce the 
coverage at final test for test time reduction. The inherently lower accuracy of the BIT 
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can be taken into account by widening the guardbands of the pass/fail limits according to 
statistical correlations of the BIT data with the conventional measurement results. Such 
an action does not necessarily imply lower yield, especially when the measurement error 
with the BIT is small (e.g. 5%). The fraction of devices whose test results fall within the 
guardbands of the specification limits could be re-tested with conventional off-chip 
equipment at final test. Only a small percentage of parts should be within a guardband of 
5% or less around the pass/fail limits because the measurement data typically has a 
Gaussian distribution and the pass/fail limits are often three standard deviations or more 
away from the mean. Thus, the majority of the devices could receive a pass/fail 
classification based on the BIT, which still reduces the overall utilization of the more 
expensive ATE and avoids longer device handling times at final test. 
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II.3. System-level overview to investigate on-chip loopback 
Further evidence for the feasibility of the loopback technique can be obtained by 
designing the test system displayed in Fig. 3, which contains the front-end blocks of the 
generalized transceiver from Fig. 2. While the focus in this thesis is on the development 
of a loopback block, the verification was conducted together with front-end circuits 
designed by colleagues for a realistic proof-of-concept that takes practical concerns such 
as impedance-matching, parasitic loading by the test circuitry, and layout issues into 
account. The system was designed to target the general requirements of transceiver 
standards that make use of frequency bands in the 1.9GHz to 2.4GHz range. 
 
 
 
Fig. 3.  Transceiver front-end test system with on-chip loopback 
 
 
 
 As shown in Fig. 3, a variable attenuator and an offset mixer are required for 
closing the signal path between the transmitter and receiver subsystems to 
simultaneously test all blocks of the transceiver at the customary power levels and 
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different transmit/receive frequencies mandated by standards. Strategic placement of 
root-mean-square (RMS) power detectors along the high frequency signal path improves 
the test coverage and identification of fault locations by permitting to measure output 
power levels, gains, and 1-dB compression points of the RF blocks [13]. In the future, an 
extension of the RMS detector utilization may include the self-correction of blocks with 
soft faults by adjusting DC bias conditions based on the measured power levels. From a 
system-level perspective, the gains in the RF transmitter and receiver chains are 
important performance indicators with respect to the achievable signal-to-noise ratio. 
The 1-dB compression point measurements give insights into the linearity of the analog 
blocks, which directly relates to the integrity of the signal and the associated bit error 
rate after the demodulation process. 
II.4. Generalized block-level requirements for the front-end test system 
As a proof-of-concept, the RF front-end circuits in Fig. 3 were realized with typical 
topologies and parameters for transceivers operating around 2GHz (Table III).  
  
Table III.  Proof-of-concept RF front-end parameters 
Parameter Value 
Tx frequency 2GHz 
PA output power 0dBm 
Rx frequency 2.1GHz 
LNA gain 21dB 
Mixer gain 6.9dB 
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In addition to operating under the boundary conditions in Table III, the loopback 
block should be able to cover 40-200MHz frequency offset between transmitter (Tx) and 
receiver (Rx) as well as to operate up to 2.4GHz for compatibility with modern standards 
in this range. Table IV lists the general requirements for the proposed on-chip loopback 
testing approach. Besides meeting the targets in the tables, it is essential that the BIT 
circuits do not significantly affect the performance of the front-end blocks during normal 
operation. Also, the goal in this loopback implementation is to enable gain and 1-dB 
compression point characterization of the front-end blocks with RMS detectors, which is 
done at relatively high power levels. On-chip attenuators similar to those in [29] or [31] 
could be inserted after the loopback block to achieve lower power levels at the LNA 
input in case more attenuation is desired to perform BER testing closer to the sensitivity 
level of the receiver. 
 
Table IV. High-level loopback block specification targets 
Parameter Value 
Input impedance 50Ω (matched to PA) 
Tx/Rx offset frequency range 40-200MHz 
Attenuation range (continuous) 10-25dB 
Operating frequency < 2.4GHz 
Tx/Rx isolation (loopback deactivated) > 80dB 
Output noise  communication standard-dependent* 
* Integrated noise specification over the channel bandwidth must be met at the LNA 
input. The W-CDMA standard is used as reference in this thesis to assess noise 
performance because of its stringent noise requirement due to the wideband 
nature, which mandates a SNR of -7.3dB over the 3.84MHz channel BW [30]. 
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II.5. Implementation overview of the loopback block 
An on-chip loopback circuit without frequency shifting between transmitter and 
receiver has been reported in [29]. It consists of RF switches and a fixed passive 
attenuator. The switches were optimized for compactness and insertion loss with slightly 
reduced isolation compared to traditional RF switches. The pi-type attenuator in [29] has 
high linearity because it consists of polysilicon resistors; but multiple attenuators would 
have to be connected in cascade or in parallel with additional switches to implement 
discrete attenuation settings. Adding frequency translation and continuously variable 
attenuation capabilities in the loopback block would accommodate to the requirements 
of more communication standards as well as gain and 1-dB compression testing with 
power detectors. As an alternative, the loopback block shown in Fig. 4 is proposed in 
this work to meet the requirements outlined in the previous subsection. It consists of 
switches with high isolation to activate the loopback in test mode and to disconnect it 
during normal operation. The input of the loopback is impedance-matched to the PA 
output and the output stage designed to drive the low-impedance node at the LNA input 
gate. A fixed attenuator at the loopback input reduces the power level of the test signal to 
ensure linear operation in the offset mixer stage. Finally, the programmable attenuation 
is achieved in the mixer using continuously variable loads.  
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Fig. 4.  Block-level loopback representation 
 
II.5.1. Switches 
Low insertion loss is a key requirement when the switches are closed. The on-
resistance of the switch should be small enough to avoid degradation of the matching 
between the PA and the attenuator. Additionally, the switch at the PA output must have 
sufficient linearity to be placed at that node, which has relatively large voltage swings 
due to the high power level of the signal. In the off-state, high isolation is desired to 
avoid power leakage from the transmitter to the receiver during normal operation.  
II.5.2. Attenuation 
The characterization of the transceiver front-end circuitry will have to be performed 
at a power level well below the 1-dB compression points of all blocks for uncompressed 
gain measurements as well as at higher levels to determine the 1-dB compression points 
from the RMS detector outputs. Assuming 0dBm as output power level for the PA in an 
integrated transceiver to drive the off-chip load, which could be another high-power PA 
on a separate chip, the attenuation requirement of 10-25dB was selected to guarantee the 
necessary range at the LNA input for the gain and 1-dB compression point tests. Most 
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transceivers have multiple gain settings in various transmitter/receiver stages, which 
would add more flexibility and extend the attenuation range beyond the minimum 
requirement.  
II.5.3. Frequency translation 
Depending on the communication standard, the loopback block might have to 
provide 40-200MHz frequency shifting between the transmitter and receiver sections, 
which requires an offset mixer. In a production test environment, the offset signal for the 
mixer can be supplied by the ATE or an on-chip local oscillator (if available). Due to the 
relatively low frequency of the offset signal, it can be supplied to the offset mixer in the 
form of a digital square wave, which is easy to generate and also allows to relax the 
design requirements when a switching mixer is used (section III.2).  
II.5.4. Design challenges 
Several design challenges and constraints are associated with the loopback target 
specifications outlined in section II.4: 
Linearity 
Due to the high power levels of the PA output and the goal to test around the 1-dB 
compression point of the LNA, the 1-dB compression points of the circuits within the 
loopback block must be high enough to accommodate the test conditions. This linearity 
must be achieved with a low supply voltage (1.2V with 0.13µm technology). In general, 
BIT circuitry must be realized with minimum area overhead to be cost efficient and with 
minimum complexity to reduce the probability of false fails due to fabrication defects in 
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the BIT circuits themselves. For this reason, linearization schemes are undesirable, 
especially those that require additional input pins for bias circuitry or tuning. Thus, 
meeting the linearity requirement becomes an intricate circuit design task under the 
constraints. 
Input impedance matching  
Effective test of the on-chip power/pre-power amplifier requires that the loopback 
input impedance is matched to the PA output, which is 50Ω in the following design 
example. Resonant networks with inductors cannot be used for that purpose because they 
would make the loopback block too area expensive. Consequently, resistive impedance 
matching is a better solution because of its simplicity; but it has the trade-off of higher 
noise. 
Transmitter-receiver isolation and loading effects 
High isolation of the transmitter and receiver section is critical during normal 
operation to avoid SNR degradation on the receiver side due to signal leakage from the 
transmitter. It must also be assured that the parasitic capacitances of the switches at the 
loopback terminals are small enough to avoid significant influence on the equivalent 
impedances at these nodes at the operating frequency. Therefore, it is beneficial to add 
multiple switches in the signal path as well as to ground critical nodes within the 
loopback during normal operation in order to disconnect it with high isolation. A 
problem associated with the switches is that they introduce losses, which are unwanted 
when minimum attenuation is needed to perform block-level 1-dB compression tests. 
Losses due to switches are especially high when they are designed with smaller 
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dimensions to limit the parasitic capacitances at the loopback terminals, since smaller 
transistor sizes (W/L ratios) also increase the on-resistances of the switches. 
Design reconfigurability  
Due to the multitude of communication standards in the 1.9-2.4GHz range, an ideal 
loopback topology should be compatible with a large number of them and also cover a 
high offset frequency range. Variable attenuation should be implemented without 
feedback loops that are often used for dB-linear attenuators to maintain matched 
terminal impedances as discussed in section III. In addition, the loopback output signal 
should be available for single-ended or differential processing in the receiver front-end. 
Noise  
Another concern is adherence to the noise specifications. Being a wideband 
standard with a stringent noise requirement, W-CDMA will be brought into the picture 
as a reference to check that the noise integrated over the bandwidth is generally 
acceptable. At the downlink receiver, W-CDMA requires a signal-to-noise (SNR) ratio 
of -7.3dB over the 3.84MHz channel bandwidth [30]. Under the assumption of an 
approximately flat noise level over the bandwidth, the spot noise at the operating 
frequency will be used to estimate this integrated SNR according to: 
           
)log(10
channelspot(dB)(dB)integrated BWSNRSNR −≈             (1) 
At the W-CDMA sensitivity specification of -106.7dBm/3.84MHz, the allowable 
integrated noise power is -99.4dBm/3.84MHz, which translates to an allowable spot 
noise of 1.2nV/√Hz at the receiver frequency. If, for example, the loopback BIT is 
conducted with a power level of approximately -30dBm at the LNA input, the 
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permissible integrated noise power is -22.7dBm/3.84MHz, which corresponds to 
8.4µV/√Hz allowable spot noise. This demonstrates that the output noise requirement for 
the loopback block mainly depends on the power level at which the transceiver is tested 
and the allowable noise specified in the standard.  
 
In this section, the loopback testing method for transceivers was discussed from a 
system-level perspective to show how the application-specific constraints give rise to the 
specifications for the loopback block. The proposed implementation was introduced 
together with a high-level description of the design challenges, which will be revisited in 
the discussion of the circuit-level performance considerations in next section.     
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III. ATTENUATOR AND OFFSET MIXER FOR TRANSCEIVER BIT 
III.1.  RF attenuator design 
III.1.1. Background 
Fig. 5 displays generalizations of typical RF attenuator realizations. Attenuation is 
achieved by selecting the proper impedances (Zx), which also have to meet input/output 
matching requirements. Both, active and passive devices can be utilized as impedances, 
but active elements are usually preferred in applications that require continuous variation 
of the attenuation or multiple attenuation steps with minimal die area. Resistors are 
normally used if the application demands high linearity, low power consumption, or 
precise attenuation ratios. The T-attenuator in Fig. 5b is a good choice to match the input 
and output terminals to high source and load impedances, which is not the case in the 
loopback application. Matching to low terminal impedances is simplified with the 
bridge-T attenuator (Fig. 5c), but high attenuation ratios are impractical because Z1 and 
Z3 are the low-impedance elements used for the matching, creating a low-impedance 
connection between the input and output ports. The pi-type attenuator in Fig. 5a was 
selected as basis for the loopback block because it is suitable for low-impedance 
matching with sufficient attenuation range. Furthermore, high-frequency performance of 
the pi-attenuator is excellent since short RC time constants are formed with the parasitic 
capacitances due to the low-impedance nodes.  
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a) b) c)  
Fig. 5.  RF attenuator topologies: (a) pi-type (b) T-type (c) bridge-T-type 
 
 
 
Table V.  Comparison of RF attenuators 
Ref. Type Techn. Freq. Atten. NF* 1-dB Comp. Pt. Area Power 
[31] MOS: dB-linear 
0.13µm 
CMOS 
DC 
-10GHz 
0.8dB 
-35dB 1dB 5dBm 0.29mm
2
 1.8mW 
[32] MOS: dB-linear 
0.8µm 
CMOS 
DC 
-900MHz 
3.3dB 
-28dB 1dB 5dBm 1.57mm
2
 12mW 
[33] MOS: dB-linear 
0.35µm 
CMOS DC-1GHz 
3.4dB 
-23dB 0.1dB n/a 0.21mm
2
 15mW 
[29] 
poly 
resistors: 
discrete 
steps 
0.25µm 
BiCMOS <5GHz <40dB n/a 
n/a 
(>>0dBm) 9×10
-4mm2 0 
[34] 
poly 
resistors: 
5dB steps 
0.18µm  
CMOS 2.45GHz 
0dB 
-30dB n/a 
n/a 
(>>0dBm) n/a 0 
  * Incremental noise figure = NF - attenuation. 
 
 
 
An overview of integrated RF attenuator performance results relevant to the 
loopback application is presented in Table V. Several attenuators have been reported that 
utilize MOS transistors to obtain linearly variable attenuation at RF frequencies [31]-
[33]. These circuits allow up to 35dB attenuation range that can be adjusted linearly-in-
dB. But, one issue associated with that approach is that MOS transistors in triode region 
are employed to vary the impedances in the attenuators (typically pi-type), which results 
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in changes of the terminal impedances that degrade the 50Ω matching dynamically. For 
this reason, control circuitry was added in [31]-[33] to preserve impedance matching as 
the attenuation is varied. In [31], for example, the control scheme for impedance 
matching and control voltage linearization requires a replica attenuator and an 
operational amplifier in a feedback loop. Similarly, two attenuators and a reliable 50Ω 
reference resistor are needed in [32] and [33]. With such a high complexity and 
associated risk increase for failure in the test circuitry as well as large area overhead 
(>0.2mm2), these attenuators are not good candidates for the loopback BIT application. 
III.1.2. Input switch/attenuator: proposed implementation 
The proposed loopback input stage (Fig. 6) comprises the switch/fixed attenuator 
and has two purposes: to terminate the PA output with 50Ω as during normal operation 
and to reduce the signal power at the input of the offset mixer, which relaxes the 
linearity requirement for the mixer. Impedance matching and attenuation is carried out in 
broadband fashion based on the resistive divider formed by Ratt1 / Ratt2 and the switch 
transistor’s on-resistance [RON(M1)] in triode region. Based on the voltage division 
principle and the assumption that the impedance contribution of Cc is negligible, the 
resulting attenuation is: 
)log(10)log(10 1)1(121
2
)1(21
2
)]()/([)( −−−×++++ −=−= MdsTHswMoxnattatt
att
MONattatt
att
VVVLWCRR
R
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R
dBfixedAtten µ   (2) 
where µn is the electron mobility, Cox is the gate oxide capacitance per unit area, W is the 
gate width, VTH is the threshold voltage, and L is the effective channel length of the 
device. 
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Fig. 6.  Loopback input stage: RF switch and fixed input attenuator 
 
 
 
Transistors M1 and M2 of the input stage compose a standard RF switch, in which 
M2 increases the isolation in off-state, and the gate bootstrap resistors (RG) enhance the 
linearity by lowering the variation of the channel resistance in response to the large 
voltage swing at the attenuator input [35]. These merits were assessed with an analysis 
based on preliminary simulations of the switches in Fig. 7 and the equivalent model for a 
single switch transistor with gate resistor RG shown in Fig. 8. First, the parasitic 
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capacitances and their equivalent impedances at 2GHz were obtained with a simulation 
in Cadence using UMC 0.13µm technology with a 1.2V supply voltage: 
Cgd ≈ Cgs ≈ 40fF  →  |Zeq{Cgd}|   ≈ 2kΩ at 2GHz 
 Cdb ≈ Csb ≈  2fF    →  |Zeq{Cgd}|   ≈ 40kΩ at 2GHz 
The simulated on-resistance of the switch in triode region (Rds) was approximately 
5Ω, and the time-dependency of the channel resistance is clear from the simplified MOS 
model equation for the transistor operating in triode region: 
       )()/(
1
])[()/(
1
)( )()()()()()( THtDtGoxntStDTHtStGoxn VVVCLWVVVVVCLWtdsr −−××−−−−×× == µµ           (3) 
Based on the impedances of the elements in Fig. 8 and the resulting voltage divisions, it 
can be observed that the following conditions are desired to reduce variations of Vgs(t) = 
VG(t) - VS(t) and Vds(t) = VD(t) - VS(t), which improves linearity: 
• RG > |Zeq{Cgd}| → less Vgd(t)/Vgs(t) variation (volt. drop across RG instead of Cgd/Cgs ) 
• RL > Rds → less Vds(t) variation 
 
a)     b)  
Fig. 7.  (a) Simple RF switch (b) switch with shunt transistor 
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Fig. 8.  Equivalent model of simple switch with gate resistance (triode region) 
 
 
 
From a mathematical perspective, the positive effect of the gate resistance becomes 
clear by examining the two boundary cases with RG=0 and RG=∞. Defining Vds(t) as the 
transient voltage across the channel due to the high-frequency signal Vin(t) that is slightly 
larger than the output signal Vout(t): 
     )()()()()( touttintStDtds VVVVV −=−=                                (4) 
When RG=0 and the switch is closed by applying a DC voltage of Vdd at the gate, 
then Vgs(t) = VG(t) - VS(t) = Vdd - Vout(t). Substituting this expression together with (4) into 
equation (3) yields: 
               )()/(
1
0|)( )( THtinddoxnG VVVCLWRtdsr −−××= = µ         (5) 
On the other hand, with RG=∞ and approximately equal parasitic capacitances 
across the gate channel junctions (Cgd ≈ Cgs), the voltage at the gate becomes a 
superposition of Vdd and the transient average of Vin(t) and Vout(t) due to the voltage 
division between the two equal impedances of the capacitances Cgd and Cgs. 
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Consequently, VG(t) = Vdd + (Vin(t)+ Vout(t))/2. Substituting this new expression for VG(t), 
VS(t)=Vout(t), and Vds(t) from (4) into (3) simplifies to: 
)()/(
1
)()/(
1
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2
)(
2
)(
2
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tdsV
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==
µµ   (6) 
Comparing equations (5) and (6), it can be observed that the on-resistance of the 
switch without gate resistor changes linearly with the large-swing signal Vin(t). But, with 
very large gate resistance, the on-resistance is significantly less sensitive and only 
depends on the transient voltage Vds(t)/2, which is small since Rds << RL by design. 
The Vgs(t) plots from transient simulations with a sinusoidal input at 2GHz under the 
anticipated operating conditions for the switch in Fig. 7a are plotted in Fig. 9. They 
demonstrate how the peak-to-peak voltage fluctuation from gate to source (Vgs_p-p) 
decreased when the value of the gate resistor (RG) was increased, therefore reducing the 
variation of the channel resistance and improving the linearity. Based on the preliminary 
simulations, a value of RG=2kΩ is enough for this design to improve linearity without 
sacrificing too much layout area for the resistor. As shown in Table VI, inclusion of the 
bootstrapping resistor at the gate improved the input third-order intercept point (IIP3) by 
~4dB. Notice that transistor M2 (Fig. 7b) improves the isolation in off-state by ~8dB 
without significantly affecting the linearity of the switch or insertion loss in on-state. 
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a)  b)   
Fig. 9.  RF switch: Vgs(t) (a) RG=0 [Vgs_p-p=0.56V] (b) RG=2kΩ [Vgs_p-p=0.20V] 
 
 
 
Table VI. RF switch preliminary simulations at 2GHz 
Parameter Simple Switch  (Fig. 7a) 
Switch with Shunt 
Transistor (Fig. 7b) State 
Insertion Loss 0.96dB 0.97dB on 
IIP3 without RG 20.5dBm 20.5dBm on 
IIP3 with RG = 2kΩ 24.3dBm 24.2dBm on 
Isolation 34.5dB 42.3dB off 
Switch Resistance 5.4Ω 5.4Ω on 
 
 
 
III.1.3. Component dimensions and layout 
The system was designed in UMC 0.13µm mixed-mode 1P8M CMOS technology. 
The selection of appropriate sizes for the transistors in the switch (M1, M2 in Fig. 6) was 
done under consideration of the trade-offs involving insertion loss, linearity, and die 
area. Large W/L ratios are desirable to minimize the on-resistance in triode region 
according to equation (3) and thereby the insertion loss, but also to improve the linearity 
of the switch as shown by the analysis in the previous subsection. However, the 
drawbacks of using large W/L ratios are the die area requirement and the effect of the 
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parasitic capacitances from larger devices. For this BIT application, the area overhead 
must be minimized and the parasitic capacitances associated with the switches reduce its 
isolation in off-state, resulting in undesired signal feedthrough from the PA output to the 
LNA input. With these constraints, optimization of the switch dimensions required 
several iterations based on block- and system-level simulations of the layout with 
extracted parasitics. 
Table VII lists the component values of the loopback input stage and its layout is 
displayed in Fig. 10. The input switch transistor (M1) was implemented with three large 
RF devices in parallel and a large number of fingers in order to allow the relatively high 
RF current from the PA to pass with little voltage drop when the switch is on and to 
distribute the current flow over a sufficient number of metal contacts/vias. The high-
resistivity poly resistors available in UMC 0.13µm technology were used as gate 
resistors (RG) of the switches to save die area. Since the attenuation is realized with two 
resistors valued less than 50Ω, the cut-off frequency due to the resistor and the parasitic 
capacitance at the attenuator output is around 5GHz. In general, large resistances should 
be avoided in the attenuator to ensure low RC time constants. 
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Table VII.  Input attenuator component sizes (UMC 0.13µm CMOS technology) 
Device Dimensions Comments 
M1 
W/L of finger = 1.6µm/0.12µm,  
 fingers = 16, multiplier = 3   wide device to minimize loss 
M2 
W/L of finger = 1.2µm/0.12µm,  
fingers = 10, multiplier = 1  
RG 2.02kΩ  (W=2µm,  L=4.4µm)   type: high resistance poly in n-well 
Ratt1 , Ratt2 
25Ω (W=5µm,  L=15.6µm)   type: poly in n-well; Ratt1=Ratt2=22.5Ω 
would result in ideal resistive 
matching since Rds(M1)=5Ω. 
CC 3.1pF (W=45µm,  L=45µm)   type: metal-insulator-metal (MIM) 
 
 
 
 
 
Fig. 10. Input switch and attenuator layout (50µm × 115µm) 
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III.1.4. Post-layout simulation results 
To assess the performance of the loopback input stage in Fig. 10, the parasitic 
capacitances, resistances, and inductances were extracted from the layout. A 50Ω test 
signal port was connected to the input (RFin) and the load in the simulation was 
equivalent to the capacitance at the attenuator output (RFout) when it is connected to the 
offset mixer in the loopback. Table VIII contains a summary of the post-layout 
simulation results for the input switch/attenuator combination. Fig. 11 shows that the 
attenuation is relatively flat from 1.9GHz to 2.4GHz with a change of 0.3dB. Adequate 
input matching was achieved with S11 < -10.2dB over the frequency range of interest in 
the post-layout simulation (Fig. 12).    
 
Table VIII.  Input switch and attenuator simulation results 
Parameter (at 2GHz) Specification 
Attenuation 8.2dB 
S11  (1.9-2.4GHz) < -10.2dB 
Input 1-dB Compression Point 11.5dBm 
IIP3 20.3dBm 
Isolation (off-state) 54.8dB 
Incremental Noise Figure* 0.7dB 
Power Consumption 0W  
Supply Voltages (Vdd/Vss) 1.2V / 0V 
Area 5.8×10-3mm2 
     * Incremental noise figure = NF – attenuation. 
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Fig. 11. Input switch and attenuator: attenuation vs. frequency 
 
 
 
Fig. 12. Input switch and attenuator: S11 vs. frequency 
 
 
 
The simulated input-referred 1-dB compression point of the input stage is 11.5dBm 
as indicated in Fig. 13, which ensures linear operation with the 0dBm signal at the 
attenuator input in the prototype front-end. Fig. 14 includes plots of the noise figure 
(NF), attenuation, and incremental NF vs. frequency. The incremental NF isolates the 
noise added by the circuitry because the effect of the attenuation on the SNR degradation 
is excluded (incremental NF = NF - attenuation). For this reason, the incremental NF is 
often reported in the literature as a basis for comparing attenuators with different 
attenuation ratios. With an incremental NF of 0.7dB at the operating frequency, the noise 
added by this attenuator is similar to the others in Table V. Fig. 15 shows that the 
simulated isolation of the input stage alone is more than 53dB when it is switched off. 
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Fig. 13. Input switch and attenuator: input 1-dB compression point 
 
 
 
 
 
Fig. 14. Input switch and attenuator: noise figure and incremental noise figure 
 
 
 
 
 
Fig. 15. Input switch and attenuator: isolation in off-state 
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III.2. Offset mixer with variable gain for loopback testing 
III.2.1. Background and application-specific constraints 
It is important to keep in mind that the offset mixer requirements are different from 
the typical up- and down-conversion mixer design constraints. The following conditions 
and their effects played key roles in the construction of a suitable mixer topology: 
• Extensive signal conditioning is not practical because the input and output signals 
are both at RF frequencies. This eliminates many conventional single-balanced 
topology options used in down-conversion applications with subsequent baseband 
filters or DC offset cancellation schemes. 
• Harmonic cancellation mixers for up-conversion applications tend to be too complex 
and area expensive for usage in a BIT circuit.  
• With a signal power of 0dBm at the input of the loopback block and ~9dB 
attenuation prior to the mixer, a minimum conversion gain of -3dB is needed to test 
around the -11.4dBm 1-dB compression point of the LNA in this work. Higher mixer 
gain improves the robustness of the BIT to PVT variations by allowing the 
measurement of a higher 1-dB compression point that might incur, but in a 
production scenario only a pass/fail test at the expected 1-dB compression point can 
be used to determine whether the part meets the minimum specification, which is 
why testing at higher power levels is optional. Even with 9dB attenuation in the 
loopback input stage, the input 1-dB compression point of the mixer should be better 
than -9dBm, which translates into an IIP3 requirement of >1dBm. In combination 
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with the limited voltage headroom due to the 1.2V supply, meeting the linearity 
specification is not trivial without the use of area-consuming inductors in the bias 
scheme that would save headroom. 
• The local oscillator (LO) signal frequency is equal to the frequency offset between 
transmitter and receiver, which is only 40-200MHz. Since the LO signal can be 
supplied by the ATE in a production environment, a rail-to-rail digital signal is a 
good choice for ease of generation. It also has the benefits of short switching 
transition times and small on-resistance of the switched transistor due to the large 
overdrive voltage. Since the parasitic capacitances have higher impedances at the 
relatively low offset frequency, the LO signal leakage via gate-drain and gate-source 
capacitances is not as critical as with high-frequency LO signals. 
 
Thus far, only one specialized offset mixer for the loopback application has been 
published to the best knowledge based on recent literature searches. The passive offset 
mixer topology in [36] was proposed for the loopback scenario that involves system-
level tests at customary power levels. This mixer is optimized for loopback testing 
without the need of any filtering, since the quadrature mixing scheme results in 
attenuation of the undesired mixing by-products of more than 40dB below the wanted 
signal. However, a drawback of the scheme is that the transmitter output and offset 
signals must be supplied in quadrature form. Consequentially, the single-ended output 
buffer (PA) cannot be included in the test loop and a tunable on-chip ring oscillator was 
added to provide the offset signal. As explained in II.3, the offset mixer in this thesis 
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work must also support block-level characterization of the front-end circuits to improve 
the fault coverage of the loopback test. Therefore, the required loopback output power 
level has to be higher than during normal operation in order to verify the 1-dB 
compression point of the LNA. Additionally, the loopback also has to provide a large 
attenuation tuning range for testing linear characteristics. The passive mixer in [36] can 
generate an output power of up to -20dBm, which is not high enough for the proposed 
loopback test approach that is the target application for the mixer in this thesis. 
  
 
Table IX. Comparison of relevant mixer performance specifications 
Ref. Type 
CMOS 
Techn. 
/ Vdd 
fin / fLO fout Conv.
 
Gain IIP3 
NF 
(SSB) Power 
[37] active (Gilbert) 
0.35µm 
/ 3V 
1.8GHz  
/ (n/a) 
IF 
n/a 10.4dB -6dBm 7.2dB 15.6mW 
[37] passive 0.35µm / 3V 
1.8GHz  
/ (n/a) 
IF 
n/a -7.5dB 16dBm 10.0dB 0 
[38] 
active 
(Gilbert, 
inductors)  
0.18µm 
/ 1.8V 
2.45GHz 
/fin±25MHz 
IF 
25MHz 27dB -3.7dBm 12.5dB n/a 
[39] 
active 
(double-
balanced) 
0.18µm 
/ 1.5V 
5.8GHz 
/ 5.6GHz 
IF 
0.2GHz 10.4dB -10.7dBm 
13.6dB 
 
11.8mW 
[40] 
active 
(I/Q 
subharm. 
cancel.) 
0.18µm 
/ 1.8V 
baseband 
/ 0.96-
0.99GHz 
(8 phases) 
RF 
1.92-
1.98GHz 
14.5dB 0.5dBm n/a 18.0mW 
[41] 
active 
(switched 
-Gm) 
0.18µm 
/ 1V 
fLO±10MHz 
/ 2GHz 
IF 
10MHz 10.0dB 6dBm 24.2dB 1.1mW 
 
 
 
Table IX summarizes results that have been reported for mixer designs intended for 
diverse applications to emphasize the trade-offs between gain, linearity, active vs. 
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passive types, up- vs. down-conversion. With the exception of [41], high conversion 
gains were typically achieved with linearity lower than the requirement for the loopback 
application (>1dBm in this work). But, a disadvantage of the mixer in [41] and high-
performance mixers in general is that they are typically double-balanced to be able to 
suppress even-order harmonics. The on-chip signal from the transmitter is usually 
single-ended and it is also desired to have a circuit-level loopback solution with single-
ended or differential output option. Avoiding circuitry in the loopback for single-ended 
to differential conversion and differential to single-ended conversion is in the best 
interest to minimize the area overhead of the BIT. An active single-ended to differential 
converter prior to the mixer would also be hard to design due to the large input signal 
swing in combination with the strict gain/phase mismatch requirements for fully-
differential RF circuits. Up-conversion mixers as the ones reported in [37] and [42] are 
frequently implemented as passive types followed by one or more amplifiers in the 
transmitter whose RLC loads also perform filtering. This approach is not suitable for the 
loopback block since employing inductors in the BIT circuitry would be too costly in 
terms of die area. 
III.2.2. Proposed mixer topology 
Based on the design constraints addressed in the previous subsection, an active 
switching mixer with tunable gain and minimized die area is needed for the anticipated 
loopback application. The single-balanced structure displayed in Fig. 16a is a good 
starting point for the discussion of the offset mixer operation. In this circuit, transistor 
M1 converts the RF input voltage signal to a current signal. It is biased by resistor RB1 
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and decoupled from the input attenuator stage by capacitor Cc1. Transistor M2 is 
switched on/off by the differential digital rail-to-rail LO signal, which results in alternate 
steering of M1’s output current into the loads RL of the two branches. The problem 
created by this operation is that the voltages Vx and Vy consist of the RF signal 
component superimposed by a periodic fluctuation between the DC level when M2 is 
switched on and Vdd when M2 is switched off, as visualized in Fig. 16b. With typical 
values of RL, the periodic voltage fluctuation is much larger than the small-signal RF 
voltage signal and it has the same period (TLO) as the LO, resulting in undesired spectral 
components as demonstrated by the mathematical analysis in Appendix A. In the 
loopback application, the voltage fluctuation effect is particularly problematic because 
the large signal energies of the spectral components at the LO frequency and its 
harmonics cause saturation of the LNA. 
   
 
a)   b) timeTLO 2TLO
Vdd
Vx
 
Fig. 16. (a) Simple single-balanced mixer (b) transient Vx  
(switching operation: M2 turned on/off by digital LO signal) 
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Fig. 17a illustrates a modification that was made to the single-balanced mixer in 
order to alleviate the periodic voltage variation problem. Transistors M3 and M4 were 
added to stabilize the DC voltages at nodes “x” and “y”. Similar to the traditional Gilbert 
mixer, M2 and M4 produce the benefit of LO even-harmonic cancellation when they are 
sized and biased identically, which also makes balanced mixing possible when it is 
necessary to apply a differential input signal at the gates of M1/M3. In single-ended 
operation, M3 is biased with the same voltage (VB1) as M2, so that the DC voltage levels 
in the auxiliary branches are identical to the ones in the single-balanced core. Since the 
phases of the LO signal at the gates of M4 and M2 are reversed, nodes “x” and “y” are 
always connected to one switch transistor that is turned on. Thus, a constant DC voltage 
level can be maintained and ideally the only transient voltage variation at Vx is due to 
the RF signal component, which is visualized in Fig. 17b and derived mathematically in 
Appendix A. 
 
 
a) b)  
Fig. 17. (a) Single-balanced mixer with DC voltage stabilization (b) transient Vx 
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Fig. 18. Offset mixer schematic 
  
 
 
Fig. 18 shows the proposed offset mixer, which is based on a single-balanced 
structure (M1 and M2) with a single-ended RF input and a differential rail-to-rail low-
frequency LO signal that results in hard-switching of M2. As explained above, transistors 
M3 and M4 in the auxiliary branch serve in stabilizing the DC operating points at nodes 
“x” and “y”. Discrete gain steps can be realized by reducing the loads at nodes “x” and 
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“y” with the switched parallel resistors RL2 and RL3. In this design, two additional 
settings were implemented with control voltages Vset2 and Vset3 to achieve a gain range 
of approximately 14dB in the core of the mixer. A load-switch scheme with a coupling 
capacitor (Cc4) helps to prevent DC operating point differences in the mixer core with 
the three settings. Using decoupling also has the advantage that NMOS switch transistors 
(Ms) can be employed instead of PMOS devices, which allows to achieve low on-
resistance with smaller device size and therefore less parasitic capacitance at the critical 
nodes “x” and “y”.   
    
 
Fig. 19. Offset mixer output stage 
 
 
 
The output stage (Fig. 19) of the mixer consists of a differential pair (M6) with a 
common tail current source (M5). This stage provides the capacity to drive the low-
impedance node at the gate of the LNA as well as further gain tuning. The resistance of 
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the triode-region load (ML) at the output can be varied with the control voltage Vattctrl, 
which allows changing the mixer gain ~6dB in continuous fashion. Hence, the overall 
gain range in this offset mixer design is approximately 20dB. Notice that resistor Rdummy 
is added for more balanced operation since only a single-ended output (RFout) is used. 
Without Rdummy, the second output can be used to connect to a fully-differential LNA. 
Voltage headroom in the mixer core (Fig. 18) is limited with a 1.2V supply and M1 
being biased with a relatively large saturation voltage (Vdsat ≈ 250mV in this case) in 
order to design for the high linearity requirement. Sufficient voltage margin is required 
for M1 to remain in saturation region despite of the large signal swings due to the high 
input power level and the voltage drop across RL1. For this reason, M1 and M3 do not 
have a common tail current source, which together with the single-balanced nature of the 
mixer core leads to the appearance of the RF input signal as common-mode signal at 
nodes “x” and “y” (Fig. 18). A detailed mathematical analysis of the spectral 
components resulting from the mixing can be found in Appendix A. RF feedthrough 
suppression of the common-mode signal at the input frequency (ωRFin) is accomplished 
in the output stage (Fig. 19) by the common-mode rejection property of the differential 
pair (M6) with a shared tail current source (M5). From the derivation in Appendix B, it is 
found that the common-mode gain (Av_cm) in the output stage is:  
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where gm6 is the transconductance of M6, rds5 the drain-source resistance of M5 in 
saturation region, RON(ML) the channel resistance of ML in triode region based on 
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equation (3), and Cp the parasitic capacitance at the source node of M5. Selecting 
gm6×[rds5||1/(jωCp)] > gm6×RON(ML)  by design, the undesired common-mode component is 
attenuated based on (7). 
The conversion gain of the mixer with a single-ended output (Gmix_s-e) can be 
derived by combining the gains from the single-balanced mixer core (M1, M2) and the 
differential pair at the output (from Appendix A): 
         2
2
)(@
)(@
_
)(61 MLONmLm
RFinRFin
LORFinRFoutRFoutRFout RgRg
v
vv
esmixG ×==
+=−
−
−+
piω
ωωω
         (8) 
where a square wave LO waveform with amplitude of “1” was assumed to model the 
switching operation. If the output is taken in differential fashion, then the conversion 
gain becomes (from Appendix A): 
      )(6
2
)(@
)(@
_
1
MLONm
Rg
v
vv
diffmix RgG LmRFinRFin
LORFinRFoutRFoutRFout ×== +=− −+ piω
ωωω
          (9) 
Output switch  
Disconnection of the loopback block from the LNA input is possible by setting 
Vattctrl high (Vdd) and VB2/VB3 low (ground) during normal operation. Turning M1 off by 
setting VB1 low further increases the isolation between PA and LNA. As a consequence, 
the loopback block can be connected directly to the LNA without an additional switch in 
the signal path that would attenuate the signal.  
DC biasing  
The offset mixer in Fig. 18/Fig. 19 was designed with the biasing scheme shown in 
Fig. 20 for transistors M1, M3, and M5. An external variable resistor is required to adjust 
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the bias current during the test of the prototype chip. In practice, the bias voltages (VBx) 
could also be supplied with an on-chip voltage reference. Alternatively, ATE current 
sources could provide the bias currents (Ix) instead of using external resistors (Rpot). 
 
 
Fig. 20. Biasing scheme for M1, M3, and M5 in the offset mixer 
 
III.2.3. Component dimensions and layout 
The device sizes for the offset mixer in Fig. 18/Fig. 19 are listed in Table X and the 
layout is displayed in Fig. 21. Small sizes were used for the RF input transistors in the 
mixer core, which were biased with a large saturation voltage to meet the linearity 
requirement. Since the LNA under test is single-ended, resistor Rdummy was connected to 
one output of the differential stage to emulate the load presented by the equivalent 
impedance looking into the gate of the LNA at the resonance frequency. This has the 
advantage of better balanced operation in the mixer. Coupling capacitor Cc1 was 
implemented with a MOS capacitor to reduce the mixer area, but the other coupling 
capacitors were implemented with metal-insulator-metal (MIM) types to avoid parasitic 
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capacitances to ground at nodes that have higher impedances, which was done to 
minimize RC time constants for improved RF performance.  
 
 
Table X.  Offset mixer component sizes (UMC 0.13µm CMOS technology) 
Device Dimensions Device Dimensions 
M1 , M3 
W/L of finger = 2.32µm/0.12µm, 
fingers = 4 RL1 
290Ω (W=0.36µm, L=13µm), 
[poly] 
M2 , M4 
W/L of finger = 2.88µm/0.12µm, 
fingers = 6 RL2 
190Ω (W=0.36µm, L=8.6µm), 
[poly] 
MS 
W/L of finger = 4.98µm/0.12µm, 
fingers = 4 RL3 
80Ω (W=0.36µm, L=3.6µm), 
[poly] 
M5 
W/L of finger = 3.26µm/0.48µm, 
fingers = 12, multiplier = 2 Rdummy 
160Ω (W=0.36µm, L=7.2µm), 
[poly] 
M6 
W/L of finger = 2.64µm/0.12µm, 
fingers = 16 Cc1 
1.5pF (W=L=11.4µm), 
[MOS Cap. to save area] 
RB1 
44.5kΩ (W=0.5µm, L=20µm), 
[high resistance poly in n-well] Cc2 
0.3pF (W=L=14µm) 
[metal-insulator-metal Cap.] 
RB2 
2.8kΩ (W=2µm, L=6µm), 
[high resistance poly in n-well] Cc3 , Cc4 
3pF (W=L=45µm), 
 5pF (W=L=58µm) 
[metal-insulator-metal Cap.] 
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Fig. 21. Offset mixer layout (185µm × 230µm) 
 
 
 
III.2.4. LO input buffer 
An input buffer (Fig. 22) was designed to enable testing with a single-ended 
sinusoidal or square wave LO signal that has slow transition times, which reduces the 
ATE requirements. For example, with a single-ended rail-to-rail sinusoidal input at 
100MHz, the differential square wave output signal of the LO has transition times of 
~50ps, which has the advantage of better mixer performance due shorter on/off overlap 
duration of the switching transistors in the two branches. The digital inverters in path 1 
were sized with minimum channel length and a slightly larger W/L ratio in the last stage 
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to optimize for speed (transition times). The inverters in path 2 have equal sizes and 
smaller channel widths to obtain a comparable propagation delay. 
 
 
 
Fig. 22. LO input buffer schematic and layout (15µm × 20µm) 
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III.2.5. Post-layout simulation results 
This section includes the characterization data obtained from simulations of the 
offset mixer in Fig. 18 together with the LO input buffer in Fig. 22. Unless noted 
otherwise, a 100MHz sinusoidal signal was applied to the LO buffer input to represent 
the worst-case transition times, which will be shorter if a square waveform is supplied. 
The simulation results for the unloaded offset mixer are listed in Table XI. It has a 
conversion gain of 0.9dB, which changes approximately 0.8dB from 1.9GHz to 2.4GHz 
(Fig. 23). The input 1-dB compression point with maximum mixer gain is -9.8dBm (Fig. 
24), therefore the fixed attenuator at the PA output (0dBm) is needed to achieve 
acceptable performance.  
 
Table XI.  Offset mixer simulation results 
Parameter  
(fRFin/fRFout = 2GHz/2.1GHz) 
Setting: Min. Mix. Gain 
(Max. Loopback Atten.) 
Setting: Max. Mix. Gain 
(Min. Loopback Atten.) 
Conversion Gain -20.6dB 0.9dB 
Input 1-dB Compression Point -4.1dBm -9.8dBm 
IIP3 8.3dBm 0.1dBm 
Noise Figure (SSB) 29.8dB 24.1dB 
Power Consumption 7.8mW 7.7mW 
Supply Voltages (Vdd/Vss) 1.2V / 0V 
Area 42.6×10-3mm2 
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Fig. 23. Offset mixer: max. voltage conversion gain vs. RF frequency 
 
 
 
 
Fig. 24. Offset mixer: 1-dB compression curve (max. gain setting) 
 
 
 
 
Fig. 25. Offset mixer: max. conversion gain vs. LO frequency (fRFout = 2.1GHz) 
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As shown in Fig. 25, the mixer conversion gain is flat (∆gain ≈ 0.1dB) for the offset 
(LO) frequency range of 40-200MHz that can be encountered in practical loopback test 
cases. 
 
 
Fig. 26. Offset mixer output voltage spectrum 
(fRFin=2GHz, fLO=100MHz, fRFout=2.1GHz) 
 
 
Fig. 26 gives insights into the spectral characteristics of the mixer output signal. In 
this example, the RF input signal frequency is 2GHz and the frequency offset between 
transmitter and receiver is 100MHz. The mixer output spectrum has several up-
converted harmonic components at RF frequencies due to the switching with a square 
wave, for which the mathematical analysis is included in Appendix A. Furthermore, a 
supplemental derivation of the common-mode gain is provided in Appendix B that 
shows the rejection property for the spectral component at 2GHz (fRFin) in Fig. 26, which 
is a common-mode signal at the differential pair in the mixer output stage as evident 
from the expressions in Appendix A. With the front-end gain characterization approach 
that involves measurement of the RF power using RMS detectors, the spectral 
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components at fRFout+2fLO and fRFout-2fLO do not significantly affect the measurement 
accuracy since both frequencies are within the typical corner frequencies of the on-chip 
LNA gain. Signal distortion during on-chip RMS measurements is also not critical 
because proper AC characterization is possible even if the total harmonic distortion is as 
high as 10% [43].  
On the other hand, if the loopback signal is intended for BER testing in the 
baseband, then the mixing by-products are undesired and must be removed by the filters 
in the receiver chain. Fortunately, extensive filtering in the receiver path is mandatory in 
all designs to meet blocking requirements that necessitate the suppression of much 
stronger interferers at frequencies closer to the wanted signal than the by-products of the 
offset mixer. For example, a receiver implementation and discussion of the circuit design 
issues associated with the filtering and amplification steps has been published in [44] for 
the W-CDMA standard, which requires rejection of blockers by more than 50dB and 
only 10MHz away from the frequency of the desired signal. In comparison, the offset 
mixer by-products are only of equal or lesser power than the wanted signal and at least 
2×fLO (>80MHz) away from it. Therefore, it can be assumed that they are filtered out by 
the signal processing operations in the receiver. 
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III.3. Loopback block consisting of attenuator and offset mixer 
System-level simulations were performed to verify the assumptions about the 
operating conditions at the terminals of the loopback block and to realistically model the 
loading effects during normal operation. The results presented in III.3.2 were obtained 
by simulating the complete loopback block integrated with the RF front-end circuits 
designed by colleagues in a joint effort to realize the on-chip loopback BIT. Gain 
characterization with power detectors is outside the scope of this work, but has been 
addressed in [13]-[16]. The focus in the following assessment is to confirm that the 
loopback output signal in test mode generates sufficient adjustable power at the LNA 
input for gain and 1-dB compression testing in the presence of coupling losses and pad 
parasitics, while providing high isolation between transmitter and receiver during normal 
operation. Measurements of key loopback parameters are provided and compared to the 
simulation results in III.3.3. 
III.3.1. Prototype chip with RF front-end circuits and loopback test option  
The block diagram of the proof-of-concept system is repeated in Fig. 27, in which 
DC bias, control, and RMS detector DC output voltages are omitted to emphasize the 
AC signal paths. The on-chip routing and pins allow the front-end to be interfaced with 
external signal generators and measurement equipment to characterize the transmitter 
and receiver sides separately during normal operation. In test mode, the equipment at the 
PA output and LNA input can be removed so that the loopback is utilized to route the 
signal between transmitter and receiver sections. To compare the results from the two 
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operating modes, buffered inter-stage signals and DC outputs of the RMS detectors can 
be monitored as well as the spectrum at the down-conversion mixer output.  
 
 
 
Fig. 27. Test chip block diagram 
 
 
 
Fig. 28. Test chip micrograph 
 
 
 
Fig. 28 shows the part of the test chip that contains the blocks in Fig. 27. The 
loopback circuit consumes an area of ~0.052mm2, which is ~37% of the combined PA, 
LNA, and down-conversion mixer area (~0.14mm2). But, a fair overhead comparison 
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should be made with the total area of the integrated transceiver (at least 10-50mm2) since 
this BIT enables functional verification of the analog and digital portions. When the area 
of extra pads for the loopback and RMS detectors is included in the approximation, such 
a comparison would result in roughly 1-4% area overhead depending on the transceiver 
implementation.  
III.3.2. Post-layout simulation results 
The PA and LNA were characterized separately by running Cadence Spectre 
simulations without any BIT circuits, but including models to account for the other 
loading effects such as pad and interconnect parasitics from the extracted layout. 
Appendix C contains a summary of the PA and LNA parameters in comparison with 
repeated simulations after connecting the RMS detectors and loopback BIT circuits, 
which were powered down. Only negligible changes occurred in LNA S11/S21 (~0.2dB 
difference), LNA linearity (IIP3/1-dB compression point difference ≤ 0.5dB), PA power 
gain/S22 (~0.3dB difference), and PA linearity (IIP3/1-dB compression point difference 
≤ 0.5 dB). Thus, the results in Appendix C demonstrate that the loading effects of the 
BIT circuitry do not significantly degrade the performance of the circuits under test 
when the optimum LNA gate inductance value is selected during the design by taking 
the parasitic capacitance of the BIT circuits into account. 
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Table XII.  Loopback block simulation results 
Parameter  
(fRFin/fRFout = 2GHz/2.1GHz) 
Setting: Max. Atten. 
(Pin = 0dBm) 
Setting: Min. Atten. 
(Pin = 0dBm) 
Power Attenuation 
(Pin – PLNA-Gate) 27.3dB 10.9dB 
∆Atten. over: 
1.9GHz < fRFin < 2.4GHz   
< 2dB 
∆Atten. over: 
40MHz < fLO < 200MHz   
< 0.9dB 
Input 1-dB Compression Point -18.5dBm -20.0dBm 
Gain Compression 
(with Pin = 0dBm) 1.6dB 2.0dB 
S11 (50Ω, 1.9-2.4GHz) < -9.4dB 
Noise Figure (SSB) 36.4dB 28.5dB 
Incremental Noise Figure 9.1dB 17.6dB 
Power at LNA Gate 
(1-dB Comp.[LNA] = -11.4dBm) 9.7mVrms / -27.3dBm 63.4mVrms / -10.9dBm 
Output Spot Noise 0.9nV/√Hz 2.8nV/√Hz 
Integrated SNR* 77.8dB 84.3dB 
Power Consumption 12.2mW 11.8mW 
Isolation in Off-State > 89dB 
Supply Voltages (Vdd/Vss) 1.2V / 0V 
Area  0.052mm2 
* With equation (1) and W-CDMA bandwidth of 3.84MHz (discussed on page 23). 
 
 
 
Table XII summarizes the simulated specifications of the loopback block embedded 
into the RF front-end as shown in Fig. 27. Graphs for key parameters are discussed in 
this section, while the remaining graphs are included in Appendix D for completeness. 
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With a PA output power of 0dBm, the loopback block operates with ~2dB gain 
compression as shown by the compression curve in Fig. 29, which is linear enough to 
allow RMS gain measurements with the detectors used in this project. Within the offset 
frequency range for typical standards around 2GHz, the change of the gain was ~0.9dB 
with an LO sweep from 40-200MHz (see Fig. 30), which should be taken into account in 
case the loopback is integrated into multi-standard transceivers. Similarly, if a multi-
standard transceiver with significantly different transmit frequencies is tested, the gain 
difference should be taken into account, which is approximately 2dB for loopback input 
frequencies from 1.8GHz to 2.4GHz (Fig. 31). This change is predominantly caused by 
the capacitive contribution of the mixer’s load and the fact that the impedance looking 
into the input gate of the LNA is frequency-dependent. The gain difference is negligible 
for testing of a single-standard transceiver with a typical offset frequency change of up 
to a few megahertz to cover the various channels.   
 
 
 
Fig. 29. Loopback gain compression curve (min. atten. setting) 
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Fig. 30. Loopback min. attenuation vs. LO frequency (fRFin = 2GHz) 
 
 
 
 
Fig. 31. Loopback min. attenuation vs. input frequency (fLO = 100MHz) 
 
 
 
The continuous control of the overall attenuation in the loopback block from 11dB 
to 27dB is visualized in Fig. 32 - Fig. 34. In these figures, the control voltage of the 
second stage in the offset mixer (see Fig. 19) was swept for each one of the three 
different settings. With this attenuation range, the power at the gate of the LNA can be 
adjusted to measure its uncompressed gain 16dB below the 1-dB compression point as 
well as at the 1-dB compression point. 
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Fig. 32. Loopback attenuation vs. control voltage, Vattctrl in Fig. 18 (setting 1) 
[Vset2=Vset3=Vdd, fRFin = 2GHz, fLO = 100MHz] 
 
 
 
 
Fig. 33. Loopback attenuation vs. control voltage, Vattctrl in Fig. 18 (setting 2) 
[Vset2=Vdd, Vset3=0V, fRFin = 2GHz, fLO = 100MHz] 
 
 
 
 
Fig. 34. Loopback attenuation vs. control voltage, Vattctrl in Fig. 18 (setting 3) 
[Vset2=Vset3=0V, fRFin = 2GHz, fLO = 100MHz] 
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III.3.3. Measurement results 
The characterization of the test chip is still in progress, but preliminary 
measurements have been taken for the embedded loopback block, which are discussed in 
this subsection. An 80-pin quad flat no-lead (QFN) package was used to gain access to 
all 76 bias/RF pads of the system and standalone blocks on the die for initial 
functionality checks. Since the die size is 2.1mm×2.1mm, the length of the bonding 
wires between the pads and the QFN-80 package pins is between 4mm to 5mm, resulting 
in approximately 4-5nH parasitic inductance. In addition, some RF inputs/outputs (I/Os) 
had to be connected to nearby package pins due to the large number of I/Os, which 
further degraded high-frequency performance due to coupling. On the printed circuit 
board (PCB) level, another consequence was that the SMA connectors had to be spaced 
close to each other for placing them near the chip. With restricted clearance between the 
connectors and traces on the PCB (Appendix E), the isolation between them was poor to 
modest (~30-50dB). Steps under consideration as test setup modifications are placement 
of another die into a package with smaller cavity size, bonding only to selected pads, and 
reducing the number of connectors on the PCB; since these promise improvements with 
respect to RF feedthrough, coupling effects, and impedance matching conditions for 
more accurate measurements of specific blocks/performance parameters. 
Table XIII contains a comparison of the measurements with the post-layout 
simulation results for the key loopback parameters. The functionality, offset frequency 
range (40-200MHz), and continuous attenuation range (~15dB) could be verified in 
agreement with the simulation results using this first chip/PCB assembly. However, the 
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combined attenuation in the cascaded circuits of the loopback block was approximately 
15dB lower than in the post-layout simulations due to variations of the load resistances 
and parasitics capacitances. Besides increasing design margins, the layout can still be 
optimized to avoid losses, especially by replacing the metal-oxide-semiconductor (MOS) 
coupling capacitor in the offset mixer (Cc1 in Fig. 21) by a metal-insulator-metal (MIM) 
capacitor with significantly less parasitic capacitance (~275fF in this case). A MOS 
capacitor was selected to save die area, but in retrospect, this choice was not optimal 
because the parasitic capacitance to the substrate causes signal leakage to ground that is 
highly dependent on process variations. Using a MIM capacitor would increase the 
mixer area ~5% with the benefit of more robust post-fabrication performance.  
 
 
Table XIII.  Loopback block: comparison of post-layout and measurement results 
Parameter Target Post-Layout Sim. Measured 
Input impedance 50Ω  (matched to PA) 50Ω 
50Ω on-chip resistor 
(subject to PVT var.) 
Tx/Rx offset 
frequency range 40-200MHz 40-200MHz 40-200MHz 
Attenuation range 
(continuous) 10-25dB 
10.9-27.3dB 
(fRFout = 2.1GHz) 
25.9-41.5dB 
(fRFout = 2.1GHz) 
Operating frequency < 2.5GHz < 2.5GHz < 2.5GHz 
Tx/Rx isolation 
(deactivated) > 80dB > 89dB > 27.4dB* 
 * Measurement setup does not permit verification of isolation with more certainty. 
 
 
 
Identical on-chip buffers were used at the inputs and outputs of all blocks to 
monitor the power levels in this prototype front-end. The results in Table XIII and the 
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measurements below were de-embedded based on the attenuation of the buffers at the 
operating frequency as well as 2dB loss associated with the cable from the SMA 
connector to the spectrum analyzer. From the characterization of an on-chip standalone 
buffer, the gain was determined to be -7.9dB around 2GHz. Another limitation in the test 
setup was that the maximum power at the loopback input was limited to -3.5dBm instead 
of the 0dBm target because of impedance mismatch on the prototype PCB.  
Fig. 35 displays the output spectra with a single-tone RF input of -4.9dBm and two 
different offset frequencies (50MHz, 200MHz). In both cases, the setting for the 
maximum achievable gain in the offset mixer was used, resulting in a minimum 
attenuation in the loopback block of 21.3dB (RFout at 2.0GHz) and 25.9dB (RFout at 
2.2GHz) after accounting for the losses of the cable (2dB) and output buffer (8dB). The 
locations of the spectral components at the loopback output agree with the mixer 
simulations in section III.2.5, but the relative attenuation of the feedthrough at the RF 
input frequency was only 4.5dB at fRFout=2.2GHz. The feedthrough is still acceptable 
with respect to the tolerable interference discussed in section III.2.5, but the suppression 
is less effective compared to the simulations (>20dB). 
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a)  
 
b)  
Fig. 35. Measured loopback output spectrum (RFin = -4.9dBm at 2GHz) 
(-10dB from buffer/cable losses). 
(a) foffset = 50MHz → desired RFout at 2.05GHz 
(b) foffset = 200MHz → desired RFout at 2.2GHz 
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Fig. 36. Loopback attenuation vs. RF output frequency 
(Pin = -3.5dBm, foffset = 100MHz, min. attenuation setting) 
  
 
 
The measured attenuation vs. RF output frequency change (Fig. 36) was ~4dB with 
~2dB more variation and an unevenness that was not observed during simulations, since 
the measurements were impacted by additional parasitics from the bonding wires and 
PCB. This change in attenuation vs. RF output frequency would be relevant in multi-
standard transceivers as addressed in III.3.2. 
Table XIV provides an overview of the attenuation settings for built-in testing of the 
front-end circuits at different power levels (ideally up to the 1-dB compression point). 
The sensitivity to changes of the load impedance with the switching scheme in the offset 
mixer core was ~3dB lower than in simulations, which, as the reduced gain, also points 
to variation of the resistors and parasitic capacitances in the mixer stage. But, with the 
extended range of the continuous gain control shown in Fig. 37, the overall measured 
attenuation range was ~15dB, which is comparable to the ~16dB from the post-layout 
simulations.  
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Table XIV. Loopback attenuation (measured at fRFout=2.1GHz) 
Control Mechanism Attenuation 
Discrete setting 1  
(switched resistance value) 25.9dB 
Discrete setting 2 
(switched resistance value) 28.6dB 
Discrete setting 3 
(switched resistance value) 30.2dB 
Control voltage  
(load transistor in triode region  
→ continuous mixer gain change) 
+ (0dB-11.3dB) 
Combined 25.9dB-41.5dB 
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Fig. 37. Continuous attenuation range with the loopback control voltage 
(Pin=-12.5dBm, fRFout=2.1GHz) 
 
 
 
The isolation between transmitter and receiver when the loopback is deactivated 
could only be assured to be >27.4dB because the on-board RF feedthrough interfered 
with the measurement. Furthermore, the on-chip buffers in parallel with the RMS 
detectors at the loopback input and output (Fig. 27) share bias voltages lines, resulting in 
leakage through the buffer parasitics in addition to the expected on-chip coupling 
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through the substrate and supply voltage lines. Thus, the present measurement conditions 
do not permit to determine the amount of leakage through the loopback block itself, and 
it can only be said that this leakage is less than the measurement in Fig. 38, which 
represents the cumulative on- and off-chip feedthrough. 
  
 
 
Fig. 38. Input-output isolation when the loopback block is deactivated 
(Pin = -3.5dBm at 2GHz, Pout = -40.9dBm + 2dBcable_loss + 8dBbuffer_loss = -30.9dBm 
 → isolation = 27.4dB) 
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III.3.4. Discussion 
Each circuit in the proposed loopback block was designed with a focus on the 
unique requirements of the application, which was done by different design optimization 
trade-offs in comparison to similar circuits at their conventional locations in the RF 
transmit/receive chain. For instance, the continuous attenuation control was not 
implemented in dB-linear fashion as high performance variable attenuators ([31]-[33]) in 
Table V on page 26. Instead, a fixed resistive attenuator was used for broadband input 
impedance matching, and the attenuation control was realized in the mixer without the 
need for a feedback control scheme to keep the input impedance of the attenuator 
constant. This alternative allowed a reduction of the attenuator complexity, die area, and 
power, but with less linear attenuation (in dB) vs. control voltage characteristics (Fig. 32 
- Fig. 34). Nevertheless, it provides the necessary range for 1-dB compression testing 
and more flexibility than switching between different resistive attenuators with discrete 
steps (as in [29], [34]) because continuous attenuation control is accomplished.  
It was described in sections III.2.1 and III.2.2 how the unusual operating conditions 
of the offset mixer influenced the conception of the presented topology. A major 
difficulty in the loopback application is to achieve an acceptable conversion gain 
because the mixer has to drive the low-impedance node at the LNA gate, which contains 
a real component created by the inductor-degenerated common-source LNA as well as 
capacitive loading from pad parasitics and the LNA’s gate-source capacitance. Since the 
mixer input and output are at RF frequencies, critical node resistances must be kept at a 
minimum to avoid low gain corner frequencies due to RC time constants.  
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In comparison to typical up-/down-conversion mixers (Table IX on page 40) that 
have one low-frequency input or output, it is more challenging to optimize the offset 
mixer for good linearity and gain since the input and output signals both are at high 
frequencies. For this reason, conversion gain was sacrificed in the design to achieve the 
required linearity for processing the relatively high-power signals in the loopback. As a 
result, the simulated maximum unloaded offset mixer conversion gain of 0.9dB is 
approximately 10dB lower compared to other active mixers [37], [39]-[41]; and its 
worst-case linearity (IIP3 = 0.1dBm) can be considered slightly better than that of 
average mixers (IIP3 ranges from -10.7dBm to 6dBm in references [37], [39]-[41]). In 
post-layout simulations, the active mixer topology still allowed to generate -10.9dBm at 
the LNA gate for the loopback testing approach with sufficient output power to verify 
the 1-dB compression point, which is more than the simulated -20dBm maximum output 
power level of the passive offset mixer in [36]. However, the initial measurement results 
showed that more design margin should be added for the mixer gain as discussed in the 
previous section in order to enable 1-dB compression point testing of the LNA. 
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 * IV.  RF BIT WITH ON-CHIP CURRENT INJECTION 
IV.1. Background and Motivation 
 In the conventional on-chip characterization of RF front-end circuits, the test input 
signal is typically supplied by a voltage source and the block-level gain is measured by 
on-chip power detectors at the input and output of the circuit under test, which is 
adequate for on-chip voltage gain measurements. However, voltage-mode testing of 
impedance-matched RF circuits involves some previously unaddressed concerns that are 
discussed in [45], in which a current injection based built-in test (BIT) technique for 
impedance-matched RF front-ends is proposed. The main goal of the current injection 
approach is to extend the BIT’s fault detection capability to off-chip components in the 
matching network, which would have the benefit that the BIT can be utilized at final 
package or board-level test stages. This BIT entails verification of the gain (S21) under 
the influence of parasitic effects and input impedance matching conditions. In this 
section, the current injection methodology for RF front-end testing will be introduced 
briefly, followed by an explanation of a test current generation circuit for this purpose. 
Basic simulation results from a current injection BIT case study for a low-noise 
amplifier (LNA) will also be presented to demonstrate the concept, but the emphasis in 
this thesis is on the current generator topology. A more detailed analysis of the voltage-
_____________ 
* © 2007 IEEE. Excerpts from section IV are in part reprinted, with permission, from 
“A current injection built-in test technique for RF low-noise amplifiers,” X. Fan, 
M. Onabajo, F. Fernandez, J. Silva-Martinez, and E. Sánchez-Sinencio, under review 
for IEEE Trans. on Circuits and Systems I, Reg. Papers, private collection of author. 
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mode drawbacks, the current injection methodology, and simulation results to verify the 
theory for testing impedance-matched RF front-ends can be found in [45].  
IV.2. BIT extension to components of the impedance matching network 
Accurate performance prediction during final test (package or board-level) requires 
that the receiver front-end is properly terminated by the off-chip matching network. A 
block diagram of such a scenario is shown in Fig. 39 for the typical (voltage-mode) on-
chip testing technique. Power detectors are used to monitor the power level at the LNA’s 
input and output for the gain measurement. In the voltage-mode BIT of the LNA, the test 
voltage signal (vts) is applied at the gate of the input transistor, which leads to loading of 
the input matching network by the low output impedance (Rts) of the on-chip source. As 
a result, the off-chip matching network is partially bypassed due to the RF voltage 
source impedance. Hence, application of the ordinary voltage-mode BIT is limited to on-
chip gain measurements. 
 
 
Fig. 39. Conventional voltage-mode on-chip testing scheme 
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Fig. 40. Current injection testing scheme 
(© 2007 IEEE) 
 
 
 
Fig. 40 displays the proposed current injection technique. The LNA is terminated by 
the external matching network and source resistance (Rs) that are encountered under 
normal operation, but they could also be emulated as part of the test interface hardware. 
An on-chip current generation circuit with high output impedance is used to inject the 
test signal at the LNA input. This has the advantage that the impact on the resonance 
circuit at the input is negligible. As displayed in Fig. 40, power detectors can be placed 
along the RF signal path for gain measurements of subsequent blocks on the chip with 
the conventional voltage mode approach.  
Fig. 41 visualizes the Thévenin-Norton transformation to obtain a current source 
from a voltage source with a series resistor (Rs) and an inductor (Lg) at the input of the 
circuit. The transformation is independent of the elements to the right of point “x” in the 
figure, which usually include the circuit under test (CUT), electrostatic discharge (ESD) 
circuitry, and parasitic elements due to the input/output (I/O) bonding pad. The 
75 
 
 
 
equivalent Thévenin voltage (vin) and the voltage gain (G) can be expressed in terms of 
the output voltage and the input current source as follows: 
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Fig. 41. Equivalence of voltage and current domain test input signals 
(© 2007 IEEE) 
 
 
 
Thus, to fully characterize the circuit, it is necessary to measure the test current and 
the output voltage for prediction of the voltage gain with equation (11). Since this is a 
relative gain measurement, the equality of the voltage and current source magnitudes in 
(10) does not have to be determined numerically. Other factors are used to select the 
appropriate test current magnitude, which are discussed in section IV.3.2. In the 
following derivation it will be exemplified how the voltage gain of the LNA can be 
estimated based on (11). ESD circuitry and I/O bonding pads are not included in the 
mathematical expressions for simplicity, but it has been shown in [45] that the final 
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results are valid in the general case if the appropriate models for parasitics are 
incorporated. 
IV.2.1. Example test scenario: impedance-matched low-noise amplifier 
Most RF front-ends have some off-chip components as part of the input matching 
network to fulfill the low noise requirement and to absorb the impedance of the package 
bonding wire. Thus, it is necessary to preserve the impedance matching conditions for 
final test (in-package or board-level). The inductor-degenerated common-source LNA 
shown in Fig. 42a has an inductor at the source, which allows the generation of a real 
impedance at the gate of transistor M1 to achieve impedance matching that provides 
significant noise figure (NF) improvements [46], [47]. If the resistive losses in the signal 
path, gate resistance, and the parasitic capacitances except gate-source capacitance are 
ignored, the input impedance Zin simplifies to an equivalent series of an inductor, 
capacitor, and resistor as follows: 
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where gm1 is the transconductance of M1 and s=jω. The input impedance Zin is usually 
matched to Rs=50Ω at the operating frequency (ωo). If the parasitic capacitances of the 
cascode transistor M2 are ignored, the overall voltage gain, G, of the LNA can be 
expressed as 
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where Zo is the output impedance at the drain of M2. Under impedance-matched 
conditions at ωo, the LNA is designed such that the following conditions are satisfied: 
ωo(Lg+Ls) = 1/(ωoCgs) and Rs = gm1Ls/Cgs. 
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Fig. 42. LNA testing: (a) normal operation (b) voltage-mode on-chip testing  
(Rts is the output impedance of the on-chip voltage source vts) 
 
IV.2.2. Voltage-mode testing 
If the voltage-mode technique is applied to the LNA by grounding the input (vin) in 
Fig. 42a and inserting an on-chip test voltage source (vts) at the gate node (vg), the gain 
(Gtest) from the on-chip voltage source to vout in test-mode (Fig. 42b) is given by [45]: 
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where Rts is the output impedance of the on-chip test voltage source, which is usually 
around 50Ω. The magnitude of equation (14) is significantly different than the voltage 
gain in (13), which complicates the assessment of the LNA performance. Unfortunately, 
the low output impedance of the on-chip signal generator (Rts) has unfavorable effects on 
the input matching properties that are crucial for the proper operation of the RF front-
end. The impedance matching is a strong function of the carefully-designed resonant 
circuit at the gate of the LNA, but the loading effect of the low source impedance alters 
the equivalent impedance at the input gate node when the circuit is under test, making 
this method prone to matching errors. 
IV.2.3. Current-mode testing: proposed approach 
 
 
Fig. 43. Current injection BIT configuration 
(Ztest is the current generator’s output impedance), (© 2007 IEEE) 
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For enhanced LNA characterization, it is desirable that the test source does not 
significantly load the impedance matching network, which can be achieved with the 
current injection testing scheme in Fig. 43. In this BIT setup, an on-chip current 
generator is placed at the input gate of the LNA, and a non-intrusive power detector is 
located at the LNA output node under test (vout). These circuits have high terminal 
impedances, which can be ignored in the analysis because they do not significantly load 
the nodes under test at the operating frequency. This property has been established for 
the power detector in [13], [45]; and it will be demonstrated for the current generation 
circuit in section IV.3.3. Furthermore, the off-chip coupling capacitor Cc is large enough 
to ignore its low impedance at RF frequencies. The buffer transistor ML embodies the 
load of the mixer stage that follows the LNA in a receiver. For the test setup in Fig. 43, 
the magnitude of the transimpedance gain, ZM, is found as 
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From (11) and (15) it follows that the voltage gain, ideally given by (13), can be 
determined with a current input signal by employing the following function:  
    ( )22 gs
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==           (16) 
According to (16), if 22 )( gs LR ω+ is determined by reliable components, then 
finding ZM=vout/itest allows the accurate calculation of the LNA’s gain even if the input is 
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not impedance-matched. In the Cadence simulation, the S21 of the LNA in Fig. 42a is 
determined based on the output voltage (vout) and the terminal voltage (vp) after Rs of the 
s-parameter port. But the voltage gain, |G|, and transimpedance gain, |ZM|, in (16) are 
based on the input voltage (vin) before Rs. Since the input is matched to 50Ω, the 
terminal voltage is attenuated by half (-6dB) relative to the source voltage within the 
port, which requires adding 6dB to account for the reference point difference in (16): 
            
 6))(log(10|)log(|20 22
,21 ++−= gsMdB LRZS ω        (17) 
The control over the external components Rs and Lg is typically good enough 
because they are part of the well-controlled off-chip matching network in a board-level 
test scenario. Components that are implemented on the chip can also be checked during 
wafer or in-package test without Lg by making a minor modification of the current 
injection method as explained in [45] or by mounting Lg as reliable discrete component 
on the tester load board. In general, the accuracy of (17) relies predominantly on the 
precision of the on-chip ZM measurement.  
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IV.3. Test current signal generation circuit 
RF voltage test input signals can be produced on-chip using voltage-controlled 
oscillators already present in integrated transceivers. An alternative voltage signal source 
would be the loopback configuration presented in sections II and III. In the following 
discussion, it is assumed that a RF voltage signal is available on-chip, which still 
requires the generation and measurement of the test current. 
IV.3.1. Proposed topology and design considerations 
 
 
Fig. 44. RF test current generator 
(© 2007 IEEE) 
 
Circuit description 
The RF test current generator schematic is shown in Fig. 44. Transistor Ma in this 
circuit performs the conversion from a voltage to a current signal. The resulting current 
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flows through the load components, leading to current components flowing through R2 
and the parasitic capacitance Cp, as well as im and itest. The linearity of the current is not 
a critical issue; it can be shown that proper AC characterization is possible even if the 
total harmonic distortion is as high as 10% [43]. The current of interest is itest, which 
must be measured for proper characterization of the circuit under test. For that purpose, a 
current divider consisting of C1, R1, C2, and Zgate is used to generate the auxiliary current 
im. Ztest in Fig. 44 is the equivalent output impedance of the current generator expressed 
in equation (20) and Zgate is the impedance looking into the gate node of the LNA, which 
is also pointed out in Fig. 43. Contrary to the low output impedance requirement for 
voltage sources, Ztest of the current generator can be designed sufficiently large to avoid 
loading effects as discussed later in this section. Thus, an important design consideration 
that is needed to test the LNA without drastically affecting its input impedance matching 
network is to maintain Ztest>>Zgate. Under this condition, the ratio of the measured 
current (im) and the test current (itest) relies predominantly on the matching ratio of the 
capacitors C1 and C2 (m=C1/C2), having the advantage of robustness to process 
variations. The measured current and test current are related according to: 
      






×==
+
+
+
+
2
1
1
2
1
1
1
1
2
1
Cj
Cjgate
Cj
Cjgate
test
m
mR
Z
R
Z
i
i
m
ω
ω
ω
ω
          (18) 
The above ratio of the two currents depends mainly on the small-valued capacitors C1 
and C2 in the two branches because the impedances of C1 and C2 are larger than R1 and 
Zgate at the operating frequency (Table XV on page 86). The impedance seen at the gate 
of the LNA (Zgate in Fig. 43) is equal to the equivalent impedance of the resonant circuit 
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at the operating frequency. In the LNA under test, the magnitude |Zgate| at resonance is 
approximately 110Ω. If R1 is chosen to be m times smaller than Zgate, then optimal 
precision in predicting itest by measuring im is obtained with the relation im=m×itest. An 
additional criterion for the selection of R1 is to match the root-mean-square (RMS) 
voltage drop across the resistor with the dynamic range of the power detector.  
BIT accuracy considerations 
According to (18), the magnitude of itest can be accurately predicted by measuring 
the voltage across R1, as shown in Fig. 44. When a RMS power detector is used for 
measurements of itest (through the voltage across R1) and vout of the LNA, then the 
measurement error due to the power detectors is cancelled, except for the errors from 
unavoidable mismatches between the two detectors. These errors, however, do not 
significantly affect the precision of the characterization. In [13], this differential method 
was used to achieve less than 5% deviation between the estimated RMS voltages and the 
theoretical values. From the simulation results in [45], in which the overall gain 
estimation error was approximately 3.3% with process corner models and temperature 
variations (-15°C to 65°C), it can be concluded that the magnitude of the test current is 
not critical because the BIT scheme relies on the test current measurement relative to the 
LNA output power rather than the absolute values. It is only required for the output 
current to be large enough to satisfy the linear range of the LNA and RMS detector at 
resistor R1. To ensure these conditions, design margin can be added during the selection 
of the resistor value and test current magnitude, leaving sufficient room for power level 
changes from process-voltage-temperature variations. 
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LNA voltage gain estimation 
According to (18), the RMS values of the generated test current (itest_rms) and the 
current through the measurement resistor (im_rms) in Fig. 44 are related by a factor of m. 
The differential measurement is conducted with one power detector at the LNA output 
(PDout) to measure vout_rms and a second one (PDm) to find vm_rms across resistor R1 of the 
current generator. Substituting im_rms=m×itest_rms into ZM=vout_rms/itest_rms in equation (17) 
and using im_rms=vm_rms/R1, S21 can be predicted as follows: 
      ( ) ( )
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_ ++−×== gsv
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dBI LRmRSG rmsm
rmsout ω         (19) 
Alternatively, the RF current through R1 could be measured using the approach 
described in [18], in which a sense amplifier and peak detector are utilized together with 
other processing circuitry in a self-calibration scheme. With any implementation, the 
main criterion for the selection of parameters im and R1 is the resulting RMS voltage 
level, which has to fall within the linear range of the detector PDm. 
Required resistance measurement prior to the BIT 
Being an on-chip resistor, the absolute value of R1 falls within typical variations 
(30%), which may introduce errors in the order of 2.5dB in equation (19). For this 
reason, the proposed BIT should be preceded by a quick DC measurement of R1 to 
determine its accurate value for the gain estimation. In the remainder of the discussion, it 
is assumed that the value of R1 has been determined with the automatic test equipment 
prior to the BIT using a conventional method (e.g. force-current, measure-voltage) with 
an error low enough to be disregarded. The resistor R1 could also be connected to a 
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multiplexed test bus for DC measurements such as quiescent current tests to avoid the 
cost of an extra pin. Depending on the amount of parasitics that would be introduced by 
accessing the node at the input of detector PDm, a replica of R1 that is matched with 
layout techniques could be placed on the chip to be measured instead. In such a case, 
internal mismatches due to process tolerances and temperature gradients between the R1 
used in the BIT and the local replica being measured may not exceed 5%; therefore the 
error with such an indirect measurement should not exceed 0.4dB. 
Avoidance of loading effects 
Another relevant parameter is the current generator output impedance (Ztest in Fig. 
44) connected to the LNA gate at the resonant frequency (ωo), which is  
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where roa is the output resistance of transistor Ma. The small-sized capacitors (C1, C2) 
allow to increase the output impedance (Ztest>10×Zgate). This leaves sufficient freedom in 
the design to optimize Ma and R2 for the test current magnitude, voltage headroom, and 
noise performance. 
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IV.3.2. Component dimensions and layout 
 
 
Fig. 45. Current generator layout (40µm × 50µm) 
 
The current generator in Fig. 45 consumes a small layout area of approximately 
0.002mm2 with UMC 0.13µm CMOS technology. Its component sizes are listed in Table 
XV. An implementation of the current injection BIT method for the LNA (specifications 
in Appendix F) is shown in Fig. 46, which contains the layout of the LNA with the 
current generator and two RMS power detectors. The total layout area of LNA and BIT 
circuitry is 0.16mm2; and 14.4% of this area is taken up by the two power detectors 
(each 6.3%), current generator (1.3%), and extra metal routing. 
 
Table XV.  Current generator component dimensions 
Device Dimensions Device Dimensions 
Ma, Mb W/L = 30.72µm/0.12µm Ib 360µA 
R1 
125Ω (W=1.25µm, L=19µm) 
[poly] C1 
162fF (W=L=2×7.1µm) 
[metal-insulator-metal Caps.] 
R2 
2.32kΩ (W=2µm, L=5µm) 
[high resistance poly in n-well] C2 
81fF (W=L=7.1µm) 
[metal-insulator-metal Cap.] 
RB 
33kΩ(W=0.5µm, L=15µm) 
[high resistance poly in n-well] 
Load 
(Zgate) ~110Ω 
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Fig. 46. Layout of LNA BIT with current injection 
(© 2007 IEEE) 
 
 
 
In general, the design requirements for the test current generator depend on the 
available voltage source, the typical input power level of the LNA, and the dynamic 
range of the on-chip power detectors. In this example case, a -15dBm input signal from 
on-chip loopback or an attenuator fed by a local oscillator is expected and the value of 
the output current was selected to generate approximately 8mVrms at the LNA input gate 
for compatibility with the linear range of the LNA and RMS detectors. With the choice 
of R1, the power level at the LNA gate is ~5dB lower than across R1 so that the dynamic 
range of the power detectors PDout-PDm has to cover 5dB less than the gain from the gate 
of M1 to the drain of M2 in Fig. 46. The current im (~120µArms) through resistor R1 
creates a voltage drop of 15mVrms, which corresponds to -23.5dBm to be detected by 
PDm. Thus, the current generator design was synchronized with the specific range 
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(approximately -30dBm to 5dBm) of the RMS detectors, ensuring that the measured 
power levels fall within this range even with worst-case process and temperature 
variations.  
IV.3.3. Post-layout simulation results 
The LNA under test was evaluated with and without the circuitry for the current 
injection BIT; and the results confirmed that the BIT circuitry only has minor impact on 
the simulated LNA performance. From the comparison in Appendix F, negligible 
differences were observed for S21/NF (∆<0.1dB) and IIP3/1dB compression point 
(∆<0.5dB) from the Cadence Spectre simulations. But, the parasitic capacitance of the 
BIT circuits must be taken into account during the simulations to optimize S11, mainly 
by selecting the appropriate gate inductance (Lg) value. In this case, S11 was minimized 
with the BIT circuitry, resulting in a S11 that is 3.65dB better than for the standalone 
LNA. This optimization is adequate because the current generator remains connected 
during normal operation even though no test signal is applied. 
Standalone current generator 
Table XVI gives an overview of the post-layout simulation results for the 
standalone current generator with its internal RMS power detector. The corresponding 
plots are attached in Appendix G. A sinusoidal voltage signal with the expected power of 
-15dBm was applied at the current generator input for this characterization. The 
simulations were conducted at the 2.1GHz operating frequency of the LNA and with the 
anticipated load of |Zgate| ≈ 110Ω. With this load impedance, the current generator output 
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impedance (Ztest) was designed to be more than ten times higher than Zgate at the 
operating frequency of 2.1GHz. This condition holds up to 2.34GHz as demonstrated by 
the plot in Fig. 47, and the output impedance at 2.4GHz (Ztest=1.07kΩ) is still adequately 
high to avoid any significant loading effects.   
 
 
Table XVI.  Current generator simulation results 
Parameter  
(at 2.1GHz*) Value 
gtest (itest / vtest in Fig. 44) 1.55×10-3 I/V 
1-dB Compression Point -10.8dBm 
IIP3 -0.9dBm 
Spot Noise (output) 2.0×10-18 V2/Hz 
Output Impedance, |Ztest| 1.22kΩ 
Supply Voltages (Vdd/Vss) 1.2V / 0V 
Power Consumption 0.43mW 
Area 0.002mm2 
* See Appendix G for parameter vs. frequency plots. 
 
 
 
 
Fig. 47. Current generator output impedance (Ztest) vs. frequency 
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Fig. 48. Ratio of measured current (im) and test current (itest) vs. frequency  
(© 2007 IEEE) 
 
 
In the current-mode BIT, the accuracy of the characterization is further affected by 
the ratio im/itest, which is illustrated by the im/itest vs. frequency plot in Fig. 48. Ideally, 
the ratio of im and itest is 2 in this design, but it changed from 1.87 to 1.90 over the 1.7-
2.5GHz frequency range. The fact that the deviation of the ratio was within 7% of the 
ideal value and varied only +/-1% over the frequency range can be credited to the 
accuracy of the matched capacitors used in the current divider. In addition to being 
minimally affected by process variations, the ratio of the capacitor impedances in the 
divider remains relatively constant over frequency.  
With approximately 8mVRMS signal at the gate of the LNA and spot noise around 
2×10-18 V2/Hz at 2.1GHz, the SNR is approximately 135dB–10×log(BW), where BW is 
the channel bandwidth defined by the targeted communication standard. Sufficient room 
exists for attenuation of the current generator input signal to generate voltages down to 
several micro-volts at the LNA gate if testing at lower power levels is desired. 
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LNA BIT with current injection 
The current generator was embedded into the LNA layout together with the two 
power detectors as displayed in Fig. 46. Comprehensive simulations of the RLC 
extracted layout were used to assess the current injection BIT technique. In [45], several 
practical concerns related this BIT configuration are covered with more depth, which 
include the modeling and effects of process variations (device corner models for all 
components), temperature (-15°C to 65°C), tolerance to ±5% gate inductance (Lg) 
variation, and defect capacitance at the gate. Table XVII summarizes the overall gain 
estimation error for the current-mode BIT using the current generator. 
 
Table XVII.  LNA S21 estimation error with current injection at 2.1GHz 
Gain (S21) Estimation Error 
Model Type 
/ Temperature GI  (S21 estimation with 
matching network) 
RMS Detectors  Total 
Typical / 27°C 0.16dB+0.1dB* 0.28dB 0.54dB (2.26%) 
Slow / 27°C 0.15dB+0.1dB* 0.48dB 0.73dB (3.06%) 
Fast / 27°C 0.15dB +0.1dB* 0.39dB 0.64dB (2.68%) 
Typical / -15°C 0.25dB+0.1dB* 0.31dB 0.66dB (2.76%) 
Typical / 65°C 0.04dB+0.1dB* 0.39dB 0.53dB (2.22 %) 
* 0.1dB added to account for mismatch of C1/C2 due to PVT variations. 
 
 
 
The testing methodology based on equation (19) was applied to estimate GI, which 
is the S21 gain of the LNA terminated by its input impedance matching network. A 
correction factor was derived in [45] for the voltage-mode approach to estimate S21 when 
impedance-matching is guaranteed and the circuit under test is fault free: 
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where vg_rms and vout_rms are the RMS voltages at the LNA gate (vg) and output (vout) in 
Fig. 42a, respectively, and Rs/Lg are the external resistor/inductor according to the same 
figure. 
A comparison between S21 of the LNA and the estimated gains is plotted in Fig. 49. 
From this figure, it can be observed that the current-mode testing technique is able to 
predict S21 over a wide frequency range. This is because the matching network and 
therefore the circuit performance are not significantly affected during characterization. 
Since the voltage-mode prediction with equation (21) is based on the assumption that the 
circuit is operating at resonance, the estimation error has a strong frequency-dependence.  
 
 
 
Fig. 49. Current-mode (GI) and voltage-mode (GV) estimation of S21 
       [GI: equation (19),  GV: equation (21)]; (© 2007 IEEE) 
 
 
With current injection, the frequency-dependent error was approximately 0.5dB 
even 400MHz away from the resonant frequency. Current injection characterization 
error is mainly caused by high-frequency parasitic effects and by the load impedance 
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change at the output of the current generator when the LNA input matching circuit is not 
at resonance. Both of these adverse effects result in a small frequency-dependency of the 
ratio between the measured current (im) and the actual test current (itest) in Fig. 48. 
Additional benefits of the current-mode BIT technique are that it can detect 
variations of components in the external matching network and it does not require 
impedance-matched conditions for the gain estimation as the voltage-mode extrapolation 
with equation (21). In a faulty device, unexpected leakage paths to ground could exist 
due to fabrication defects. This leakage was introduced during the simulations by 
connecting a grounded capacitor (Cleak) at node vg in Fig. 43. Furthermore, simulation 
models for the electrostatic discharge (ESD) protection diodes were also included at that 
node. Fig. 50 shows the plots of S21 and the estimated gains at 2.1GHz from simulations 
with a sweep of the leakage capacitor value. S21 degradation from 23.9dB to 12.5dB was 
tracked correctly by the current-mode estimation (GI) with a maximum error of 0.45dB, 
while the voltage-mode approximation had errors up to 10dB.  
 
 
Fig. 50. S21 estimation with ESD protection diodes and leakage due to defects 
[GI: current-mode with equ. (19), GV: voltage-mode with equ. (21)]; 
(© 2007 IEEE) 
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V. SUMMARY AND CONCLUSIONS 
V.1. On-chip loopback test method for integrated transceivers 
The objective in this work was to develop an on-chip loopback block with the 
capability to attenuate and frequency shift the test signal between the transmitter and 
receiver sections of integrated transceivers operating in the 1.9-2.4GHz range. Besides 
the requirements for loopback testing, the output power level of the circuit should meet 
the variability that allows block-level gain and 1-dB compression point characterization 
in the RF front-end for improved fault coverage. System-level evidence regarding the 
feasibility of functional verification with the loopback method has been provided in 
related research through simulations and implementations with discrete components. As 
a next step towards enabling more efficient production testing of transceivers with the 
loopback approach, the aim of the research described in this thesis was to develop a 
circuit-level solution in response to the unique constraints imposed by the combination 
of loopback and the characterization of RF front-end circuits with on-chip power 
detectors. 
A loopback block was proposed that consists of an attenuator, offset mixer, 
switches, and an input buffer for the offset signal. Its single-ended RF input is 
impedance-matched to include the power/pre-power amplifier (PA) of the transmitter in 
the test loop, and the output can be provided in single-ended or differential form to the 
low-noise amplifier (LNA). To cover the frequency offset of popular standards in the 
1.9-2.4GHz range, the 40-200MHz offset signal can be supplied by an on-chip source or 
external equipment as sinusoid or square wave. Continuous attenuation control from 
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11dB to 27dB was achieved in post-layout simulations and from 26dB to 41dB in 
measurements due to on-chip losses and process variations. Starting points to eliminate 
this post-fabrication deficiency would be leaving more design margin and replacing a 
lossy MOS capacitor with a MIM capacitor in the layout. The loopback block has been 
integrated in a generalized RF front-end test system with power detectors to assess the 
effects of parasitics and coupling. From comparisons with post-layout simulation results 
prior to merging the individual circuits, inclusion of the BIT circuitry did not have a 
significant impact on the PA and LNA performance such that their s-parameters changed 
less than 0.3dB, linearity parameters less than 0.5dB, and the isolation between 
transmitter and receiver remained ~90dB when the loopback was switched off. The area 
overhead of the 0.052mm2 loopback block is approximately 40% of the combined PA, 
LNA, and down-conversion mixer area, which would amount to roughly 1-4% for a 
transceiver with on-chip integration of the analog front-end, mixed-signal, and digital 
baseband sections.  
It can be observed from the simulation and measurement results that the change of 
the attenuation is insignificant for the testing of single-standard transceivers with a fixed 
transmit frequency and a typical offset frequency change of up to a few megahertz to 
cover the various channels. On the other hand, in case a multi-standard transceiver is 
under test, it is advisable to take into account that the loopback attenuation changes with 
frequency from 1.9GHz to 2.4GHz (simulated: ~2dB, measured: ~4dB).    
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V.2. RF front-end testing with current injection 
Block-level measurements with the voltage-mode approach and power detectors fit 
well when the test application requires on-chip voltage gain data such as during on-wafer 
test. Alternatively, current injection enables to detect faults associated with package 
parasitics or off-chip components of the input matching network at the RF receiver front-
end in addition to on-chip gain verification. As discussed in section IV, this feature also 
makes the current injection method suitable for final package or board-level testing of 
integrated transceivers. The two main reasons of the aforementioned benefit are:  
• Current-mode testing is based on a Thévenin-Norton transformation, which allows 
an accurate gain measurement without any restrictions on the circuitry under test.  
• High output impedance of the current generator circumvents loading effects at the 
node under test (Zcurrent-generator-out  > 10×Znode).  
In this thesis work, both of the above properties have been confirmed theoretically and 
by the simulation results for a current generator design in UMC 0.13µm CMOS 
technology. The proposed current generation circuit exhibits a high output impedance 
(>1kΩ up to 2.4GHz), small size (0.002mm2 → 1.3% of LNA-BIT area), and constant 
ratio of the test/measurement currents (±1% change from 1.7GHz to 2.5GHz), which are 
critical requirements for on-chip testing with current injection at RF frequencies.  
Further evaluation of the current generator was conducted by embedding it together 
with a 2.1GHz impedance-matched low-noise amplifier and two power detectors, which 
required a 14% layout area overhead for the test circuitry. The simulation results 
obtained from the extracted layout of the current injection built-in test arrangement 
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indicate that the methodology and test circuitry are robust to process, voltage, and 
temperature variations. A gain (S21) estimation error below 3.5% was observed under the 
influence of process corner models, -15°C to 65°C temperature variations, and power 
detector measurement error.  
V.3. Opportunities for further research 
Loopback method 
The next phase of this project will involve additional characterization of the test 
chip. Optimizations of the test setup are necessary to obtain a better performance 
assessment, but the preliminary measurements of the loopback block helped to identify 
some design and layout improvements for more robust post-fabrication performance 
(section III.3.3).  
Future research could involve a combination of the loopback method with current 
injection. This would provide opportunities to reduce the on-chip losses in the loopback, 
but also to shrink the layout area of the loopback block because the dimensions of the 
transistors and coupling capacitor in the output stage of the offset mixer could be 
reduced. In the voltage-mode loopback circuit, the devices in the output stage of the 
offset mixer are sized relatively large to apply the voltage at the low-impedance gate 
node of the LNA while minimizing coupling losses. With direct current injection as 
described in section IV, smaller capacitors (both < 200fF) could be used at the output in 
comparison with the voltage-mode approach (one ~3pF capacitor).  
In general, the anticipated outcome of this research is to obtain experimental 
verification of the proposed testing techniques as an assessment of the practical 
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achievability of the loopback method based on measurement results from the proof-of-
concept RF front-end test chip. Since the system-level algorithms for this approach are 
already available, a circuit level solution to support on-chip loopback would facilitate the 
adaptation of this alternative test approach in the industry. This still leaves the design 
and integration tasks related to realizing a complete transceiver with on-chip loopback 
and system-level functional verification based on bit error rate (BER) or error vector 
magnitude (EVM) analysis of the digital output in the baseband section. 
Current injection BIT 
In the discussed example design, the value of the current injected into the LNA was 
fixed. For applications in which a variable power level at the LNA input is desired, 
several options could be investigated: 
• Change of the current division ratio in the generator by implementing C1 and C2 (in 
Fig. 44) with capacitor banks and digitally-controlled switches to alter their ratio m. 
•  Adjustment of the current generator’s input signal power (at vtest in Fig. 44) through 
a variable attenuator. 
• Sweep of the test current magnitude via a variable resistor (R2 in Fig. 44) to change 
the current flow into the divider, which would be the most efficient option since a 
PMOS transistor operating in triode region may serve for that purpose. 
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APPENDIX A 
MATHEMATICAL DERIVATION: 
OFFSET MIXER GAIN AND SPECTRAL COMPONENTS AT THE OUTPUT 
 
 
Fig. 51. Simplified offset mixer schematic 
 
 
Assuming a sinusoidal RF input signal and a digital rail-to-rail local oscillator (LO) 
signal, the following derivation helps to assess the offset mixer conversion gain with 
respect to the various harmonic components that are present in the output signal. Fig. 51 
has been simplified and labeled to emphasize the relevant mixer components/quantities: 
)cos(1)1( tvgIi RFinRFinmMDCRF ω+=        (A1) 
where IDC(M1) is the average current through M1, gm1 is the small-signal transconductance 
of M1, and vRFin(t) = vRFincos(ωRFint) is the sinusoidal input signal. Since M2/M4 are 
105 
 
 
 
switched on and off by the LO signal, the switching operation can be expressed using the 
Fourier series representation of a square wave with a frequency of ωLO and low/high 
levels of zero/one:  
      
...)5cos()3cos()cos( 5232221)( −+−+=+ tttLO LOLOLOt ωωω pipipi        (A2) 
        
...)5cos()3cos()cos( 5232221)( +−+−=
−
tttLO LOLOLOt ωωω pipipi    (A3) 
 
Using (A1)-(A3), the modulated currents in the mixer core are: 
++++ ×+×=×= )(1)(1_)(2 )cos( tRFinRFinmtMDCtRF LOtvgLOILOii ω     
...])5cos()3cos()cos([ 52322211_2 −+−+×=+ tttIi LOLOLOMDC ωωω pipipi  
 
...])5cos()3cos()cos()[cos( 52322211 −+−++ ttttvg LOLOLORFinRFinm ωωωω pipipi      (A4) 
 
−−−−
×+×=×= )(1)(1_)(2 )cos( tRFinRFinmtMDCtRF LOtvgLOILOii ω  
...])5cos()3cos()cos([ 52322211_2 +−+−×=− tttIi LOLOLOMDC ωωω pipipi  
 
...])5cos()3cos()cos()[cos( 52322211 +−+−+ ttttvg LOLOLORFinRFinm ωωωω pipipi      (A5) 
 
In the auxiliary branch, the gate of M3 is an AC ground because only DC bias is supplied 
to the transistor. Thus, the currents through M4 only consist of the DC components that 
are modulated with a 180 degree phase shift in comparison to the corresponding currents 
in the mixer core: 
−+ ×= )(3_4 tMDC LOIi  
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Substituting (A3) and IDC_M1 = IDC_M3 (M1/M3 have identical sizes and bias conditions): 
       
...])5cos()3cos()cos([ 52322211_4 +−+−×=+ tttIi LOLOLOMDC ωωω pipipi        (A6) 
Similarly, 
       
...])5cos()3cos()cos([ 52322211_4 −+−+×=− tttIi LOLOLOMDC ωωω pipipi        (A7) 
 
Cancellation of the undesired components from the modulation of IDC_M1 with the LO 
harmonics [cost(ωLOt), cost(3ωLOt), cost(5ωLOt),…] is achieved by the current 
summation at nodes “x” and “y”: 
+++ += 42 iiimix  
1_5
2
3
22
2
1
1 ...])5cos()3cos()cos()[cos( MDCLOLOLORFinRFinmmix Ittttvgi +−+−+=+ ωωωω pipipi  
where the DC component (IDC_M1) can be removed because the voltage drop from it 
(across RL1) is blocked by the capacitor Cc2 in Fig. 51 between the mixer core and the 
output stage, resulting in: 
...])5cos()3cos()cos()[cos( 52322211 −+−+=+ ttttvgi LOLOLORFinRFinmmix ωωωω pipipi  
...])]3cos([)]cos([)cos([ 311211 +±−±+=+ tttvgi LORFinLORFinRFinRFinmmix ωωωωω pipi   (A8) 
Similarly, 
...])]3cos([)]cos([)cos([ 311211 −±+±−=− tttvgi LORFinLORFinRFinRFinmmix ωωωωω pipi   (A9) 
From the above currents, the output voltages of the mixer core that pass Cc2 and appear 
at the gate of M6 can be calculated with: 
Lmixmix Riv ×= ++      (A10) 
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Lmixmix Riv ×= −−      (A11) 
Notice that the output spectrum contains mixing by-products (ωRFin-ωLO, ωRFin±3ωLO, 
ωRFin±5ωLO,…) that are around the output frequency ωRFout = ωRFin+ωLO. The expressions 
below can be formed from (A8)-(A11) with the appropriate substitutions and 
rearrangements for any relevant spectral components at the output. 
 
Differential mixer core gain at ωRFout = ωRFin+ωLO:    
  pi
Lm
RFin
mixmix Rg
v
vv
diffcoreG 1
2
_
==
−+ −
     (A12) 
Another component at ωRFin-ωLO that is undesired for BER testing, but can be removed 
by the filtering operations in the receiver chain as explained in the discussion of Fig. 26 
in section III.2.5 on page 54 is:     
   piωω
Lm
RFin
mixmix
LORFin
Rg
v
vv
unwantedG 1
2
)@( ==
−+ −
−
   (A13) 
Direct common-mode feedthrough at ωRFin:  
     Lmv
vv
hfeedthroug RgG RFin
mixmix
RFin 1@ ==
−+ +
ω     (A14) 
 
Since this strong RF component is only distance ωLO away from ωRFout on the frequency 
axis, a mixer output stage was used that provides common-mode rejection in addition to 
further amplification. This common-mode rejection property to attenuate the spectral 
component at ωRFin in (A14) is derived in Appendix B. Fig. 52 displays the spectral 
content of the voltage signal (vmix+) in the mixer core, which agrees with the terms 
above. 
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Fig. 52. Mixer core output voltage spectrum 
 
 
In the output stage, RON(ML) (Fig. 51) represents the resistance of ML in triode region and 
the output voltages are:  
   )(6)( MLONmixmMLONoRFout RvgRiv +++ =×=                      (A15) 
   )(6)( MLONmixmMLONoRFout RvgRiv −−
−
=×=
                    (A16) 
Thus, the gain of the differential pair at the output is: 
     )(6_2 MLONmvv
vv
diffstage RgG mixmix
RFoutRFout
==
−+
−+
−
−
    (A17) 
 
Since vmix+ = -vmix- → vRFout+ = -vRFout-, the gain of the second stage with a single-ended 
output is: 
          22_2
)(6 MLONm
mix
RFout
mixmix
RFout Rg
v
v
vv
v
esstageG === +
+
−+
+
−
−
   (A18) 
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The overall conversion gain at ωRFout = ωRFin+ωLO can be obtained by combining the 
gains of the two stages, resulting the expressions below. 
Differential output: 
    )(6
2
_2__
1
MLONm
Rg
diffstagediffcorediffmix RgGGG Lm ×=×= pi   (A19) 
Single-ended output: 
       2
2
_2__
)(61 MLONmLm RgRg
esstagediffcoreesmix GGG ×=×= −− pi    (A20) 
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APPENDIX B 
MATHEMATICAL DERIVATION: 
SUPPRESSION OF RF FEEDTHROUGH IN THE OFFSET MIXER 
 
 
Fig. 53. Simplified small-signal equiv. circuit for the offset mixer output stage 
 
 
Transistors M5 and M6 in the second stage of the offset mixer (Fig. 51) on page 104 
are both biased in saturation region and represented with the T-Model in Fig. 53, which 
was simplified by removing the drain-source resistance of M6 (rds6 >> 1/gm6) and the 
transconductance of the bias current source M5 (no small-signal input: vgs5 = 0). 
Transistor ML is biased in triode region and was replaced with RON(ML) to model the 
channel resistance. The objective in the following analysis is to investigate the common-
mode rejection property of this mixer stage rather than the high-frequency 
characteristics, which is why parasitic capacitances are ignored for simplicity. Noting 
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from the expressions in Appendix A that the unwanted signal component at ωRFin appears 
as common-mode signal (vcm) at nodes vmix+ and vmix-: 
−+ === mixmixmixcm vvvv RFin)(@ω       (B1) 
The sources of M6 on both sides are connected together, hence it follows from (B1) that 
their small-signal currents due to the common-mode input at the gates are the same: 
        
−+ == oocm iii           (B2) 
Summing the currents in the two branches yields the small-signal current (ids5) through 
the drain-source impedance of M5. Knowing that ids5 = io+ + io- = 2 icm allows to express 
the voltage at the source of M6 (vs6) in terms of the common-mode current:  
      56 2 dscms riv =           (B3) 
Another observation that can be made from Fig. 53 is:  
)2()( 5666 dscmcmmmscmcm rivggvvi −=−=         (B4) 
Solving (B4) for icm results in: 
56
/6
56
6
2121/ dsm
mixm
dsm
cmm
rg
vg
rg
vg
ocm ii ++−+
−+
===
        (B5) 
The small-signal voltage at each output terminal due to common-mode input is: 
   56
/)(6
21)(// dsm
mixMLONm
rg
vRg
MLONoRFout Riv +
×
−+−+
−+
==
      (B6) 
With a single-ended output, equation (B6) can be rearranged to express the common-
mode gain of the mixer output stage: 
      56
)(6
21)(_ dsm
MLONm
mix
RFout
RFin rg
Rg
v
v
vcmv AA +=== +
+
ω       (B7) 
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From (B7) it is clear that the differential pair (M6) in the output stage provides common-
mode rejection when the design satisfies: gm6×rds5 > gm6×RON(ML). This property is thanks 
to the shared tail current source (M5) and it was taken advantage of in the offset mixer 
design to suppress the common-mode signal at ωRFin.  
If the LNA has a differential input, then improved suppression of the common-
mode signal is possible: 
 
0)()()()(
_
====
−+−+
−+
−+
−+
−
−
−
−
−
−
− mixmix
MLONcmMLONcm
mixmix
MLONoMLONo
mixmix
RFoutRFout
vv
RiRi
vv
RiRi
vv
vv
cmdiffvA      (B8) 
where (B8) was obtained by substitution of (B6) and (B2). Based on the above 
expression, the common-mode signal is entirely suppressed, which is not the case in 
practice as a result of device mismatches (RON(ML) and gm6 are not exactly identical in 
both branches due to process variations). Nevertheless, the common-mode rejection in 
the differential case is significantly better than with a single-ended output. 
The attenuation of the undesired spectral content at fRFin can also be observed by 
comparing the single-ended voltage spectra in the mixer core (Fig. 52 in Appendix A) 
and at the output of the second stage in Fig. 54 below. 
 
 
Fig. 54. Mixer stage 2: single-ended output voltage spectrum 
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APPENDIX C 
SUMMARY OF SIMULATION RESULTS: 
EFFECTS OF THE LOOPBACK BLOCK AND RMS DETECTORS ON 
LNA/PA PERFORMANCE 
 
 
Fig. 55. LNA schematic (UMC 0.13µm techn./1.2V supply) 
 
Table XVIII.  LNA performance comparison 
Parameter  
(at 2.1GHz) 
Without BIT Circuitry 
Connections* 
With BIT Circuitry 
Loading** 
S21 20.2dB 20.0dB 
S11 -9.9dB -9.7dB 
NF 0.9dB 0.9dB 
1-dB Compression Point -11.4dBm -11.9dBm 
IIP3 1.2dBm 1.5dBm 
Power Consumption 4.4mW 
  * With 8.5nH gate inductance. 
** With 7.0nH gate inductance, RMS detectors at vout/vg, loopback at vg in Fig. 55. 
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Fig. 56. PA schematic (class A, UMC 0.13µm techn./1.2V supply) 
 
 
Table XIX.  Transmitter buffer (PA) performance comparison 
Parameter  
(at 2GHz) 
Without BIT Circuitry 
Connections 
(driving pad & 50Ω) 
With BIT Circuitry 
Loading* 
(driving pad & 50Ω) 
RMS Power Gain 2.7dB 2.5dB 
1-dB Compression Point -4.4dBm -4.5dBm 
IIP3 9.4dBm 8.9dBm 
S22 -8.8dB -9.1dB 
Output Power -0.02dBm -0.21dBm 
Power Consumption 6.8mW 
* RMS detectors at v1/v2, loopback at vout in Fig. 56. 
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APPENDIX D 
ADDITIONAL PLOTS FROM THE LOOPBACK BLOCK SIMULATIONS 
 
 
 
Fig. 57. Loopback block: S11 vs. frequency 
 
 
 
Fig. 58. Loopback block: Tx/Rx isolation (attenuation in off-state) 
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Fig. 59. Loopback block: noise figure vs. frequency (min. atten. setting) 
 
 
 
 
Fig. 60. Loopback block: noise figure vs. frequency (max. atten. setting) 
 
 
 
 
Fig. 61. Loopback block: worst-case output noise (V/√Hz) vs. frequency 
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APPENDIX E 
PRINTED CIRCUIT BOARD FOR 
SYSTEM-LEVEL FUNCTIONALITY ASSESSMENT 
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APPENDIX F 
SUMMARY OF SIMULATION RESULTS: 
EFFECTS OF THE CURRENT GENERATOR AND RMS DETECTOR ON  
LNA PERFORMANCE 
 
a) b)  
Fig. 62. LNA & output buffer (ML): (a) normal config. (b) current injection BIT 
 
 
Table XX. LNA performance comparison – current injection BIT 
Parameter  
(at 2.1GHz) 
Without BIT Circuitry 
Connections (Fig. 62a) 
With BIT Circuitry 
Loading (Fig. 62b) 
S21 @ vout 23.89dB 23.92dB 
S11 @ vout -12.11dB* -15.76dB* 
NF @ vout 0.61dB 0.66dB 
   S22 @ vo_buf -15.53dB -15.52dB 
Input 1-dB Compression Point -14.55dBm -14.78dBm 
IIP3 -2.03dBm -2.54dBm 
* S11 was optimized with parasitic capacitance of BIT circuitry, which remains 
connected during normal operation. 
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APPENDIX G 
ADDITIONAL PLOTS FROM THE CURRENT GENERATOR SIMULATIONS 
 
 
Fig. 63. Current generator: 1dB compression curve 
 
 
 
Fig. 64. Current generator: input third-order intercept point (IIP3) 
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Fig. 65. Current generator: output noise (V2/Hz) vs. frequency 
 
 
 
 
Fig. 66. Current generator: gtest (itest / vtest) vs. frequency 
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